You are on page 1of 4
wA702 WIDEBAND DC AMPLIFIER FAIRCHILD LINEAR INTEGRATED CIRCUIT GENERAL DESCRIPTION — The A702 ss monolithic OC Amplifier constructed using the Fairchild Planar" epitaxial proces. 1 is intended for use os as operational amplifier In analog computer, s8 8 ‘rection inttrumentetion amplifier or in ther eppliations requiring feback amplifier useful from e020 Mita Low oFFseT VOLTAGE LOW OFFSET VOLTAGE DRIFT WIDE BANDWIDTH ~ 20 Ms TYP HIGH SLEW RATE ~8 Vise TYP ABSOLUTE MAXIMUM RATINGS Voltage Botween V+ and V= Terminale av Peak Output Currant Differential Input Voltage Input Voltage +16 Vt0-80V Internal Power Dissipation (Note) Mec Can 500 mW ov 670 mW Fatpek 570 mW Operating Temperature Range . . Miltary WA702) 58°C 10 25°C Commaria (48702) Octo +70°C Storage Temperature Range 66°C to H150"C Led Temperature (Soldering, 60 second) sore Fatng spies to ambiant temperature up 1079 . Above 70°C amblantdarete linearly a 6.9mW/°C EQUIVALENT CIRCUIT, [7 connection oracrams | ‘B-LEAD METAL CAN (ro view PACKAGE OUTLINE 55 PACKAGE CODE H ‘ORDER INFORMATION TPE PART NO. A702 wATO2HM A702 wA70QHC TaLEAD DW ‘Toe view PACKAGE OUTLINE 6A PACKAGE CODE D ORDER INFORMATION TYPE PART NO. ame A702 ware 4a7020¢ TOLEAD FLATPAK (roe view) PACKAGE OUTLINE 3F PACKAGE CODE F ORDER INFORMATION TYPE PARTNO. yA702 ——_uATOZEM 1257 FAIRCHILD LINEAR INTEGRATED CIRCUITS + wA702 warO2 ELECTRICAL CHARACTERISTICS (1. = 25°C unless otherwise specified) Wao ea PARAMETER ‘CONDITIONS ver tanvi vas aay [ vereov.v=2 30 1 wing ino ter Voie mgczan os | 20 a7 | 30] av tipo Or Care 185-| 8 TOL oo input Core zat To{ ae aortas 1} a0 as an Input Valg Re =e: etait we} —v Coomera Raper Fats -RGS EATS TERT =o-[ 100 [0 = Res wooun-vouy= FOV [B00 | Ba00 | 65OT ‘Large Signal Volpe Goin [RES 100k Vour = 25 oo] 900 |“Ts0 Sapa Renae ao] 8 Sa} 00} —a arose vea=o soe eae Fone CSTR veutse 3 | a} — Cea GF A=, srt Reo as rne_| 2 10088, VIN = HOY 2s | 10 s Sweater] pc aoe re = Trost: Repo mson Report] age tine | 3=500F, AL > 100K0, so | 2 = Seer] gs Tate. = Tha lone stint aly -SS"C STAR VIBE i Ot Vote mgS oan Coos av Fis= 500, 7 Ara TonperourCoatcnt | ta =e 10 1125" 25 | 10 as [1s | wre nt ttt Vege |-RETRET Tanzecr0 36°C 20 | 10 30 |__| wre : Siw ae soe [ne input Otfeer Current Ta = 55 C 400 [1500 280 | 1500 cA Re Tonpeaas Coc [Tas eC TE tof 38 art aot are srinow Otter Curen [Tas aec ieee 3o[— 18 $-[ “is aare ito coe Aree a tetas} ee inp Rehan = 5 ia Sparen toes Reecon Re | ngs 7a, PST =| 30] ra iive-e0ve sioply VotugeRencton aio | Ver gov,v-=—a0V 15 | 200 7 | 2 | aw nace en BES toon Vour sso] oes 705 ees ALS 100kR-VoUT=#25V 00, 766 abs 100 aa{ es we [ ar 7 Quenyt Voltage Swing ApS OKT 35 [240 as [220 v en Teese VOUT=O sat a7 19} 33-[— ma ‘Supply Curren Ta==58°C, Vour Bo-[ 75 Zi —38 mA Thee we so | 20 oe Power Consumption Ta > —88°C, VOUT =O 90, 135 18 EJ mW TVPICAL PERFORMANCE CURVE FOR A702 vouracs cain VoLTAce rnaNsren VOLTAGE TRANSFER ASA FUNCTION OF Chanacrentsric, Chanactemsric AMBIENT TEMPERATURE Fee le THT iH } HH + Be i i { t z., z Jom ani 5 5 mc IN 12.38 FAIRCHILD LINEAR INTEGRATED CIRCUITS » »A702 ‘TYPICAL PERFORMANCE CURVES FOR A702 VOLTAGE GAIN ASA FUNCTION OF AMBIENT TEMPERATURE INPUT BIAS CURRENT [AS A FUNCTION OF SUPPLY VOLTAGES INPUT OFFSET CURRENT ‘AS A FUNCTION OF SUPPLY VOLTAGES ih “Hee f INPUT BIAS CURRENT 'AS A FUNCTION OF AMGIENT TEMPERATURE INPUT OFFSET CURRENT 'AS A FUNCTION OF mo AMBIENT TEMPERATURE suPeL. LY VOLTAGE REJECTION RATIO. ‘AS A FUNCTION OF AMBIENT TEMPERATURE : LAH sa i r KE I B) y E.. cm i coon NODE nEsETION RATIO owen sure.y cunnent na oneTON oF Mex roncriow or suite eAPeRATURE __ANOTENT TOMPERATORE wweur nessrance meaPuneTON oF user Tewrenaons pita save 12.40 FAIRCHILD LINEAR INTEGRATED CIRCUITS * 1A702 ‘TYPICAL PERFORMANCE CURVES FOR A702 AND uA702C ourPuT VOLTAGE swine SUPPLY CURRENT COMMON MODE REJECTION RATIO [AS A FUNCTION OF [AS A FUNCTION OF ‘ASA FUNCTION OF LOAD RESISTANCE SUPPLY VOLTAGES FREQUENCY : H i if i SLEW RATE SLEW RATE AS AFUNCTION OF ASA FUNCTION OF ‘CLOSED LOOP VOLTAGE GAIN ‘CLOSED LOOP VOLTAGE GAIN {AG COMPENSATION) {LEAD-LAG COMPENSATION) TRANSIENT RESPONSE “Teter | " “TTT T afi. | HEE 5 TT for T Pa Eat - pe eo : §, et ‘TRANSIENT RESPONSE TEST CIRCUITS UNITY.GAIN AMPLIFIER. X100 AMPLIFIER (LAG COMPENSATION! (LEAD COMPENSATION) SERIES RESISTANCE LIMITING® *Pask currant limiting with expactve loud, Pin number re shown for meta an only. 12-42

You might also like