Professional Documents
Culture Documents
SAFETY PRECAUTIONS:................................................................................................................................................................ 2
• TV set switched off........................................................................................................................ 2
• Measurements ............................................................................................................................... 2
PERI-TV SOCKET.............................................................................................................................................................................. 2
• SCART 1 ......................................................................................................................................... 2
1. INTRODUCTION ........................................................................................................................................................................... 3
2. SMALL SIGNAL PART WITH STV2248 .................................................................................... 3
• 2.1 Vision IF amplifier...................................................................................................................................................................3
• 2.2 QSS Sound circuit (QSS versions).......................................................................................................................................3
• 2.3 AM demodulator ...................................................................................................................................................................3
• 2.4 FM demodulator ....................................................................................................................................................................3
• 2.5 Video switch............................................................................................................................................................................4
• 2.6 Synchronisation circuit..........................................................................................................................................................4
• 2.7 Chroma and luminance processing......................................................................................................................................4
• 2.8 RGB output circuit ..................................................................................................................................................................5
• 2.9 µ-Controller................................................................................................................................. 6
3. TUNER.............................................................................................................................................................................................. 6
5. SOUND OUTPUT STAGE TDA7496.......................................................................................................................................... 7
6. VERTICAL OUTPUT STAGE WITH TDA8174A.................................................................................................................... 7
7. VIDEO OUTPUT AMPLIFIER STV5114................................................................................................................................... 7
8. POWER SUPPLY (SMPS)............................................................................................................................................................ 7
10. SERIAL ACCESS CMOS 8K EEPROM 24C08..................................................................................................................... 7
12. SAW FILTERS ............................................................................................................................................................................. 7
13. IC DESCRIPTIONS AND INTERNAL BLOCK DIAGRAM................................................................................................ 8
• ST92195.........................................................................................................................................................................................8
• STV224X .....................................................................................................................................................................................10
• UV1316, UV1336.........................................................................................................................................................................11
• TDA7496.....................................................................................................................................................................................12
• TDA8174.....................................................................................................................................................................................13
• STV5114 ......................................................................................................................................................................................13
• MC44608 .....................................................................................................................................................................................14
• 24CO8 ..........................................................................................................................................................................................15
• SAW FILTERS...........................................................................................................................................................................16
GENERAL BLOCK DIAGRAM of 11AK46.................................................................................................................................17
Service menu ....................................................................................................................................................................................18
Options................................................................................................................................................................................................19
Languages ..........................................................................................................................................................................................22
“1 1
DO NOT CHANGE ANY MODULE UNLESS THE SET IS SWITCHED OFF
The mains supply part of the switch mode power supply’s transformer is live.
Use an isolating transformer.
The receiver complies with the safety requirements.
SAFETY PRECAUTIONS:
The service of this TV set must be carried out by qualified persons only. Components marked
with the warning symbol on the circuit diagram are critical for safety and must only be replaced with an
identical component.
- Power resistor and fused resistors must be mounted in an identical manner to the original component.
- When servicing this TV, check that the EHT does not exceed 26kV.
TV set switched off:
Make short-circuit between HV-CRT clip and CRT ground layer.
Short C809 before changing IC800 or other components in primary side of the SMPS part.
Measurements:
Voltage readings and oscilloscope traces are measured under the following conditions:
Antenna signal’s level is 60dB at the color bar pattern from the TV pattern generator. (100% white, 75%
color saturation)
Brightness, contrast, and color are adjusted for normal picture performance.
Mains supply, 220VAC, 50Hz.
PERI-TV SOCKET
SCART 1 PINING
“1 2
19 CVBS output 1Vpp / 75ohm
20 CVBS input 1Vpp / 75ohm
21 Ground
1. INTRODUCTION
11AK46 is a 90° chassis capable of driving 14” tubes at the appropriate currents. The chassis is capable
of operating in PAL, SECAM and NTSC standards. The sound system is capable of giving 3,5 watt
RMS output into a load of 8 ohms. One page, 7 page SIMPLETEXT, TOPTEXT, FASTTEXT and US
Closed Caption is also provided. The chassis is equipped with a 42 pin Scart connector.
2. SMALL SIGNAL PART WITH STV2248:
STV2248 video processor is essential for realizing all small signal functions for a color TV receiver.
2.3 AM DEMODULATOR
The AM demodulated signal results from multiplying the input signal by itself, it is available on
AM/FM output.
“1 3
of a software loop that alternate the demodulator to various frequencies, then select the frequency on
which a lock condition has been found. De-emphasis output signal amplitude is independent of the TV
standard and has the same value for a frequency deviation of ±25 kHz at the 4.5 MHz standard and for a
deviation of ±50 kHz for the other standards. When the IF circuit is switched to positive modulation the
internal signal on de-emphasis pin is automatically muted. The audio control circuit contains an audio
switch and volume control. In the mono inter-carrier sound versions the Automatic Volume Leveling
(AVL) function can be activated. The pin to which the external capacitor has to be connected depends on
the IC version. For the 90° types the capacitor is connected to the EW output pin (pin 20). When the
AVL is active it automatically stabilizes the audio output signal to a certain level.
“1 4
NTSC tint, and auto flesh are controlled through I2C bus.
Xtal PLL can handle up to 3 crystals to work in PAL M, PAL N and NTSC M for South America.
ACC an ACC overload control the chroma sub-carrier amplitude within 26dB range. Both
ACC s are based on digital systems and do not need external capacitor.
All chroma filters are fully integrated and tuned via a PLL locked on Xtal VCO signal.
A second PLL is used for accurate fine-tuning of the SECAM bell filter. This tuning is achieved during the
frame blanking. An external capacitor memorizes the bell filter tuning voltage.
A base-band chroma delay-line rebuilds the missing color line in SECAM and removes transmission
phase errors in PAL.
The base-band chroma delay line is clocked with 6MHz signal provided by the horizontal scanning VCO.
The luminance processor is composed of a chroma trap filter, a luminance delay line, a peaking function
with noise coring feature, a black stretch circuit.
Trap filter and luminance delay lines are achieved with the use of bi-quad integrated filters, auto-aligned
via a master filter phase locked loop.
“1 5
2.9 µ-Controller
The ST92195 is the micro-controller, which is required for a color TV receiver. ST92195D1 is the
version with one page Teletext and ST92195D7 is the one with 7 page Teletext. The IC has the supply
voltages of 5 V and they are mounted in PSDIP package with 56 pins.
µ-Controller has the following features
• Display of the program number, channel number, TV Standard, analogue values, sleep timer, parental
control and mute is done by OSD
• Single LED for standby and on mode indication
• System configuration with service mode
• 3 level logic output for SECAM and Tuner band switching
3. TUNER
PLL tuner is used as a tuner.
“1 6
Channel Coverage UV1336:
Noise is typically 6dB for all channels. Gain is minimum 38dB and maximum 50dB for all channels.
“1 7
K9656M: PAL-SECAM B/G/D/K/I/L/L’ STEREO (AUDIO IF)
K3958M: PAL I NICAM (VIDEO IF)
K9356M: PAL I NICAM (AUDIO IF)
M1962M: PAL M/N NTSC M MONO
M3953M: PAL M/N NTSC M STEREO (VIDEO IF)
M9370M: PAL M/N NTSC M STEREO (AUDIO IF)
• ST92195
• STV224X
• TUNER (UV1316, UV1336)
• TDA7496L
• TDA8174A
• STV5114
• MC44608
• 24C08
• SAW FILTERS
G1975M, K2966M, K2962M, L9653M, G3962M, G9353M, K3958M, K9356M, K9656M,
K6263K, K9652M,
M1962M, M3953M, M9370M
ST92195
The ST92195 is a member of the ST9+ family of micro-controllers, completely developed and produced
by SGS-THOMSON Microelectronics using a proprietary n-well HCMOS process. The nucleus of the
ST92195 is the advanced Core, which includes the Central Processing Unit (CPU), the ALU, the
Register File and the interrupt controller. The Core has independent memory and register buses to add to
the efficiency of the code. A set of on-chip peripherals form a complete sys-tem for TV set and VCR
applications:
– Voltage Synthesis
– VPS/WSS Slicer
– Teletext Slicer
– Teletext Display RAM
– OSD
Additional peripherals include a watchdog timer , a serial peripheral interface (SPI), a 16-bit timer and
an A/D converter.
“1 8
“1 9
STV224X Video processor:
The STV2246/2247/2248 are fully bus controlled ICs for TV including PIF, SIF, luma, Chroma and
deflection processing. Used with a vertical frame booster (TDA1771 or TDA8174 for 90° chassis,
STV9306 for 110° chassis), they allow the design of multi-standard (BGDKIMNLL, PAL/
SECAM/NTSC) sets with very few external components and no manual adjustments.
“1 10
UV1316, UV1336
Features of UV1316:
• Member of the UV1300 family small sized UHF/VHF tuners
• Systems CCIR: B/G, H, L, L’, I and I’; OIRT: D/K
• Digitally controlled (PLL) tuning via I²C-bus
• Off-air channels, S-cable channels and Hyper-band
• World standardized mechanical dimensions and world standard pinning
• Complies to “CENELEC EN55020” and “EN55013”
Features of UV1336:
• Global standard pinning
• Integrated Mixer-Oscillator & PLL function
• Conforms to CISPR 13, FCC and DOC (Canada) regulations
• Low power consumption
• Both Phono connector and ‘F’ connector are available
“1 11
PINNING PIN VALUE
TDA7496
DESCRIPTION
The TDA7496 is a stereo 5+5W class AB power amplifier assembled in the @ Multiwatt 15 pack-age,
specially designed for high quality sound, TV applications. Features of the TDA7496 include linear
volume control, Stand-by and mute functions.
PINNING
1 INR.
2 VAROUT_R
3 VOLUME
4 VAROUT_L
5 INL
6 NC
“1 12
7 SWR
8 S_GNR
9 STBY
10 MUTE
11 PW_GND
12 OUTL
13 VS
14 OUTR
15 PW1_GND
TDA8174AW
Independent vertical amplitude adjustement. buffer stage. Power amplifier flyback generator thermal
protection . Internal reference voltage decou-pling
General Description:
TDA8174A and TDA8174AWare a monolithic integrated circuits. It is a full performance and very
efficient vertical deflection circuit intended for direct drive of a TV picture tube in Color and B & W
television as well as in Monitor and Data displays.
PINNING
1. POWER OUTPUT
2. OUTPUT STAGE Vs
3. TRIGGER INPUT
4. HEIGHT ADJUSTMENT
5. VOLTAGE REF DECOUPLING
6. GROUND
7. RAMP GENERATOR
8. BUFFER OUTPUT
9. INVERTING INPUT
10. Vs
11. FLYBACK GENERATOR
STV5114
25MHz BANDWIDTH
CROSSTALK : 55dB
SHORT CIRCUIT TO GROUND OR VCC PRO-TECTED
ANTI SATURATION GAIN CHANGING
VIDEO SWITCHING
“1 13
DESCRIPTION
This integrated circuit provides RGB switching al-lowing connections between peri TV plug, internal RGB
generator and video processor in a TV set. The input signal black level is tied to the same reference
voltageon each input in order to have no differential voltage when switching two RGB generators.
An AC output signal higher than 2 Vpp makes gain going slowly down to 0dBto protect the TV set video
amplifier from saturation. Fast blanking output is a logicial OR between FB1
(Pin 8) and FB2 (Pin 10).
MC44608
General description:
The MC44608 is a high performance voltage-mode controller designed for off–line converters. This high
voltage circuit that integrates the start–up current source and the oscillator capacitor, requires few external
components while offering a high flexibility and reliability.
The device also features a very high efficiency stand–by management consisting of an effective Pulsed
Mode operation. This technique enables the reduction of the stand–by power consumption to
approximately 1W while delivering 300mW in a 150W SMPS.
General Features
• Flexibility
• Duty cycle control
“1 14
• On chip oscillator switching frequency 40, or 75kHz
• Secondary control with few external components
Protections
• Maximum duty cycle limitation
• Cycle by cycle current limitation
• Demagnetization (Zero current detection) protection
• “Over V CC protection” against open loop
• Programmable low inertia over voltage protection against open loop
• Internal thermal protection
GreenLine Controller
• Pulsed mode techniques for a very high efficiency low power mode
• Lossless startup
• Low dV/dT for low EMI radiations
24CO8
General description:
The 24C16 is a 8Kbit electrically erasable programmable memory (EEPROM), organized as 4 blocks of
256 * 08 bits. The memory operates with a power supply value as low as 2.5V.
Features:
• Minimum 1 million ERASE/WRITE cycles with over 10 years data retention
• Single supply voltage:4.5 to 5.5V
• Two wire serial interface, fully I²C-bus compatible
• Byte and Multi-byte write (up to 8 bytes)
• Page write (up to 16 bytes)
• Byte, random and sequential read modes
• Self timed programming cycle
“1 15
7. Multibyte/Page write mode :Input LOW voltage: Min:-0.3V, Max:0.5V
:Input HIGH voltage: Min:Vcc-0.5, Max:Vcc+1
8. Supply voltage :Min:2.5V, Max:5.5V
VIDEO AUDIO
PAL BG G1975M
PSBG DK K2966M
MONO
VIDEO AUDIO
PAL BG G3967M G9353M
PAL II' K3958M K9356
STR
PINNING
1. Input
2. Input-ground
3. Chip carrier-ground
4. Output
5. Output
K9656M, L9653M
PINNING
1. Input
2. Switching Input
3. Chip carrier-ground
4. Output
5. Output
“1 16
“1 17
GENERAL BLOCK DIAGRAM of 11AK46
SCART F-AV
DVD MODULE
TDA7496
R
AUDIO SWITCHING L AU.
CIRCUITS AMP
PLL TUNER
UV1316 R
2
I C
SERVICE
CONNECTOR RGB
MONO
AMP
NVM IF
ST92195
KEYPAD MICRO STV2248C
CONTROLLER VIDEO VER
PROCESSOR AMP
IR SENSOR
TDA8174AW
115V
SMPS VIDEO
+12V AUD. SWITCHING CIRCUITS
MC +8V
HORIZONTAL
44608 +5V FBT
DRIVE
+5V St-by BU808DF
“1 19
DVD SCART1 FAV/BAV SVHS
DVD POWER
SUPPLY
“1 20
SIRA REGISTER PARAMETER
NO
1 OSD OSD Horizontal Position
“1 21
OP1 – Peripheral Options
“1 22
BIT-1 1, Black Stretch is ON
0, Black Stretch is OFF
BIT-0 1, APR is ON
0, APR is OFF
OP4 – TV Features
“1 23
BIT-5 5 4 3 Teletext Language Groups
“1 24
• CZECH
• GERMAN
• SERBIAN
• LETTISH
• RUMANIAN
GROUP 5 - ARABIC
• ENGLISH
• FRENCH
• SWEDISH
• TURKISH
• GERMAN
• HEBREW
• ITALIAN
• ARABIC
Using Coloured Buttons
RED : No function.
GREEN : Is used to switch the aspect ratio between 4:3 and 16:9.
YELLOW : Is used to prepare the system for screen-adjustments.
BLUE : No function.
“1 25
CONTENTS
1 CHANGE HISTORY
2
2.3 DRIVE INTERFACES
The system supports either a standard ATAPI drive interface or the SGS Thomson TVM502 drive (simply called TMM).
The TMM drive is supplied with either a three connector interface or a single FFC cable connection. The design supports
either connection method. The TMM three connector interface utilizes separate connectors for power, data, and drive tray
motor control. Circuitry to control the TMM drive tray is located on the decoder board when this TMM drive version is
used. The interface to the ATAPI drive is included within the STi5508. The ATAPI data bus is buffered so that the ATAPI
cable does not interfere with signal quality. An ATAPI drive is connected via the standard 34 pin dual row PC style IDE
header. An IDE power connector is also supported for convenience.
The front panel connector also supports two microphone inputs and a stereo headphone output.
The six video signals used to provide CVBS, S-Video, and RGB/YUV are generated by the STi5508s internal video DAC.
The video signals are be buffered by external circuitry. The STi5508 can generate either RGB or YUV outputs on three of
the pins by configuring internal STi5508 registers.
Six channel audio output by the STi5508 in the form of three I²S (or similar) data streams. An addition, an I²S stream is
generated by the STi5508 to support simultaneous two-channel output. The S/PDIF serial stream is also generated by
the STi5508 output by the rear panel. A six-channel audio DAC, a stereo DAC, or both can be installed.
4
1. CHANGE HISTORY
2. GENERAL DESCRIPTION
Major functional blocks are discussed briefly in this section. A more detailed description is contained later in the document.
2.1 STI5508
The STi5508 provides a highly integrated back-end solution for DVD applications. A host CPU handles both the general
application (the user interface, and the DVD, CD-DA, VCD, SVCD navigation) and the drivers of the different embedded
peripheral (audio/video, karaoke, sub-picture decoders, OSD, PAL/NTSC encoder...). Because of its memory savings,
increased number of internal peripherals, improved development platform and reference design, theSTi5508 offers a cost-
effective solution to DVD applications, with rapid time-to-market. These functions include:
Please refer to the STi5508 Data Sheets: STi5508 DVD HOST PROCESSOR WITH ENHANCED
AUDIO FEATURES and STi5508 REGISTER MANUAL for more detailed information.
2.2 MEMORY
The STi5508 includes all of the interface signals to connect to industry standard SDRAM, DRAM, ROM, and I2C memory
devices. The system includes one or two SDRAM components. The MPEG decoder unit interfaces to a single 4M x 16bit
SDRAM over the SMI bus. The general purpose processor can share the decoder SDRAM or can access an optional
SDRAM installed on the EMI bus. This EMI SDRAM can be either a 1Mx16 or 4Mx16 chip. The optional EMI SDRAM can
be installed if the system requires higher performance of requires more RAM than is standard system (due to complex trick
modes, advanced GUI, etc). The standard production Ravisent CineMasterCE software will execute without EMI SDRAM
installed, however EMI SDRAM is required to perform debugging and prototyping. A single 1Mx16 FLASH ROM device is
support on the EMI bus. There is also a small I²C serial EEPROM (from 1Kbit to 256Kbit) for storage of user player settings,
software configuration information, title specific information, or other purposes.
3
Port 3 Bit 0 6 PARA_DATA0 OPEN (TMM Tray Control)
Port 3 Bit 1 7 PARA_DATA1 CLOSE (TMM Tray Control)
Port 3 Bit 2 8 PARA_DATA2 Unused (Test Point 36)
Port 3 Bit 3 9 PARA_DATA3 Front Panel IR
Port 3 Bit 4 10 PARA_DATA4 Unused (Test Point 37)
Port 3 Bit 5 11 PARA_DATA5 Unused (Test Point 38)
Port 3 Bit 6 12 PARA_DATA6/COMP1 #SENSE (TMM Tray Control)
Port 3 Bit 7 13 PARA_DATA7/COMP2 #PUSH (TMM Tray Control)
Port 4 Bit 0 39 YUV0 YUV0 (External Video DENC)
Port 4 Bit 1 40 YUV1 YUV1
Port 4 Bit 2 41 YUV2 YUV2
Port 4 Bit 3 42 YUV3 YUV3
Port 4 Bit 4 43 YUV4 YUV4
Port 4 Bit 5 44 YUV5 YUV5
Port 4 Bit 6 45 YUV6 YUV6
Port 4 Bit 7 46 YUV7 YUV7
* Front Panel uses the 16311 controller. In the CineMaster design, FPDIN and FPDOUT are connected
together as FPDATA.
4. JUMPER CONFIGURATION
5. AUDIO OUTPUT
The STi5508 supports both a six channel analog output and a stereo output configuration. Both of these output configura-
tions are available simultaneously (eight analog outputs total). In a system configuration with six analog outputs, the front
left and right channels can be configured to provide the stereo outputs, Dolby Surround, and SRS TruSurround, or the left
and right front channels for a 5.1 channel surround system.
The STi5508 also provides a stereo output channel that can be used in combination with the 5.1 outputs. An example of
this configuration is a DVD player with these stereo outputs connected to the TV and the six channel outputs connected
to the surround sound amplifier unit. In this setup, the consumer can use the TV speakers or the surround speaker
without changing any wires. The stereo output can be configured separately from the six-channel left and right outputs,
so, for example, the stereo output can be configured for Dolby ProLogic.
The Sti5508 also provides digital output in S/PDIF format. The evaluation board supports both optical and coaxial
S/PDIF outputs.
5
The evaluation board uses a six-channel DAC and also a two-channel DAC. The six-channel DAC is connected to the
three STI5508 data signals for six-channel output and the two-channel DAC is connected to the STi5508 optional stereo
output. The board can be configured with either the six- or two-channel DAC, or both. When the two-channel DAC is not
used, the left and right front audio can be connected to the stereo audio output connectors by installing zero ohm resis-
tors R364 and R365.
The six-channel DAC is an AKM AK4356. The two-channel DAC is an AK4394 also made by AKM. Both of these DACs
support up to 192Khz sampling rate. A less expensive 96kHz two-channel DAC with the same pin-out can be placed
instead of the AK4394. Four STi5508 PIO pins are used to configure the audio DACs. The outputs of the DACs are
differential, not single ended so a slightly more expensive buffering circuit is required. The buffer circuits use NJR
NJM5532 opamps to perform the low-pass filtering and the buffering.
6. VIDEO INTERFACE
The STi5508 integrates a PAL/NTSC encoder. It converts the digital MPEG/Sub Picture/OSD stream into a standard
analog baseband PAL/NTSC signals. Six analog video outputs provide CVBS, S-Video (Y/C), and RGB/YUV formats. The
three RGB signals can be configured via an internal STi5508 register setting to output either RGB or YUV video signals.
The encoder handles interlaced and non-interlaced mode. It can perform Closed Captions, CGMS or Teletext encoding
and allows Macrovision 7.01/6.1 copy protection. The encoder supports both master and slave modes for synchronization.
The six video signals are routed to the back panel where they are low-pass filtered and buffered. The six active video
buffer circuits on the decoder board are identical and use a video speed MAX4018 opamp made by Maxim.
The buffered CVBS video is available on a RCA (cinch) style jack, S-Video on a mini-DIN, RGB/YUV on a triple RCA
jack, and all six signals (and stereo audio) are available on a SCART connector.
Note:The STi5508 is not capable of placing the video synch information in the green signal as required by some RGB
monitors. The synch information must be obtained from the CVBS output and connected to the external sync input of an
RGB monitor.
Note:When the STi5508 is configured to output YUV signals, the RGB pins of the SCART connector will also output YUV.
6
9. FLASH MEMORY
The decoder board supports a single 1Mx16bit FLASH memory device. The device is a 1M x 16, 90ns, bottom boot block,
3.3V, 48 pin TSOP II, SGS Thomson M29F160BB-90N1 or equivalent. Both 3.3V and 5V FLASH devices can be installed.
Our current FLASH loading software supports several FLASH chips from different manufacturers. To support new chips, the
programming algorithm will have to be adapted, but this is a rather simple adaptation.
Note: Intel and Micron FLASH require that pins 13 and 14 are tied to the positive power supply to allow programming in
circuit. To support these device families, install zero ohm (0R0) resistors in locations R79 and R80.
Note: Install a zero ohm resistor in location R350 to support +5V FLASH. Install zero ohms in R352 to support +3.3V
FLASH. Never install both R350 and R352 at the same time as this will short the 3.3 and 5V supplies together. The default
is +3.3V.
Note: Some FLASH devices use pin 15 for address pin A19, while most others use pin 9. To support a chip that uses pin
15, install R81.
The older TMM drive connects to the evaluation board in three places:
J5 Drive tray motor terminals
J6 Power cable connector
J7 Data cable connector
The newer TMM drive connects to the evaluation board with a single connector:
J8 FFC19 connector
The connectors selected by Thomson for the data and power cables are in the PicoFlex product line manufactured by Molex
and Lumberg. The FFC connector is available from many suppliers including Molex. See Bill of Material for part numbers.
11.2 TMM DRIVE TRAY MOTOR CONTROL AND PUSH AND STALL SENSE CIRCUITRY
There is circuitry on the decoder board to power the TMM drive tray and to monitor its activity. When the tray is being
opened or closed and the tray has reached the end of its travel or is being jammed, the motor will stall and draw a high
current. Circuitry monitors the level of current used by the motor and will toggle a PIO pin of the STi5508 when the motor
has stalled, (schematic net name: #SENSE). The STi5508 will then remove power to the motor. Also, if the tray is open and
the user pushes the tray to close it, the motor will generate voltage. Circuitry will sense this voltage and toggle another PIO
pin, (schematic net name: #PUSH). The STi5508 will then close the tray.
The sensitivity of the push sense can be adjusted by changing the value of R114 in relation to R117. When the tray is
motionless, the voltage across the motor is zero. When the tray is pushed the voltages at either side of the motor begin to
diverge. These two voltages are fed into a comparator to create the trigger signal. This is an improved circuit from the
Ravisent STi5505 evaluation boards and this new circuit is not sensitive to temperature or component tolerances.
Note: To disable the push sense circuit, remove R109 and R112. R106 and R107 should already be installed.
Standard ATAPI DVD drives are supported through the ATAPI EPLD interface. The drive connects to the decoder board
through a standard 40 pin header, The header is a 2 row by x 20 pins, 0.1 pin spacing, and has 0.025 square pins.
Note: The decoder board supports the standard ATAPI electrical connections, but the software protocol within the drive is
not always supported according to ATAPI specifications. Custom software may need to be developed and tested to support
ATAPI drives from different manufacturers.
7
13 AUDIO SAMPLING RATE AND EXTERNAL PLL COMPONENT CONFIGURATION
The decoder board has optional PLLs, which can be installed to provide the audio clock for the system. The initial version
of the STi5505 was not able to provide an audio clock for 96kHz support and an external PLL was used to support this.
This was fixed in the STi5505 later chip revisions and therefore no problems are expected in the STi5508. However, in
case a problem arises, the PLL circuit can be installed to provide a high quality clock particularly important in S/PDIF
applications. In the default configuration, a small buffer chip is installed to buffer the audio clock between the STi5508
and the audio DACs.
Adjusting the value POT1 and POT2 can vary the compression characteristics of the microphone signal. See the
SSM2165 data sheet for a graph of the compression characteristics and POT settings. When the correct POT setting is
found, the pots can be replaced with fixed resistors, R382 and R383.
The board can be configured in several ways to accomplish a power down goal. The net VCC_PIC is always powered.
VCC can either be switched (by installing R3) or always powered (by installing R1). VCC3 can either be switched (by
installing R5)or always powered (by installing R2). VCC-S, VCC3-S, +12V-S, and +8V-S are switched. There are four
LEDs used to indicate power state and they can be connected on either side of the FET switch. The dual FET is a
Fairchild NDS8934 and is located at Q1 and Q2.
Note: If the power down feature is enabled FPPWD must be driven by the front panel micro or some other source.
8
16.3 VOLTAGE REGULATORS
There are two +5V linear regulators to generate +5V for the analog circuitry from +12V. A smaller DPAK surface mount
device can be used in most circumstances, but in applications were more than 150mA are required, a TO-220 through-
hole package can be used.
The STi5508 requires 2.5V to operate. This voltage is generated from +5V.
Negative 5V is required by the audio buffer circuitry and this is generated in one of three ways. If 12V is supplied by the
power supply, it is regulated to 5V with a linear regulator. If no 12V is supplied, a DC-DC can be installed in U51 to
generate either 12V or 5V. The use of a switching regulator to generate the negative voltage may introduce noise into
that voltage, so better audio performance may be produced by generating 12V with the DC-DC converter and then
regulating this to 5V with a linear regulator.
17 CONNECTORS
17.1 ATAPI DRIVE STANDARD CONNECTOR
10
17.5 DIGITAL YUV OUTPUT HEADER
18 SCHEMATICS
19 BILL OF MATERIALS
20 BOARD LAYOUT
20.1 TOP SIDE ASSEMBLY DRAWING
20.2 BOTTOM SIDE ASSEMBLY DRAWING
11
A B C REV
DDESCRIPTION E
APPROVAL DATE
Production - STi5508/80
4 DECMEM STi5508 SYSMEM 4
MA[0..13] MA[0..13] MA[0..13] ADR[0..20] ADR[0..20] ADR[0..20]
MD[0..15] MD[0..15] MD[0..15] DATA[0..15] DATA[0..15] DATA[0..15]
SMICLK SMICLK RAMCLK RAMCLK
#SMICS0 #SMICS0 #SDCS0 #SDCS0
A B C D E
AMA[0..13] B +2V5-DENC C D E
ADR[0..20]
MA[0..13] ADR[0..20]
MD[0..15] +2V5-PCM DATA[0..15] DATA[0..15]
MD[0..15]
#JTAG_RESET +2V5-PLL VCC3
DATA10
DATA11
DATA12
DATA13
DATA14
DATA15
ADR10
ADR11
ADR12
ADR13
ADR14
ADR15
ADR16
ADR17
ADR18
ADR19
ADR20
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
DATA8
DATA9
U1 VCC3 +2V5 R1 JUMPER3 R2
ADR1
ADR2
ADR3
ADR4
ADR5
ADR6
ADR7
ADR8
ADR9
1
4 10K 10K
POWERON 2 JP1 R347 TP1
107
136
159
184
119
149
171
198
VDD_PLL 122
ADR1 161
ADR2 162
ADR3 163
ADR4 164
ADR5 165
ADR6 166
ADR7 167
ADR8 168
ADR9 169
ADR10 170
ADR11 173
ADR12 174
ADR13 175
ADR14 176
ADR15 177
ADR16 178
ADR17 179
ADR18 180
ADR19 181
ADR20 182
ADR21 183
DATA0 141
DATA1 142
DATA2 143
DATA3 144
DATA4 145
DATA5 146
DATA6 147
DATA7 148
151
152
153
154
155
156
157
158
TC4S81F 10K
47
81
14
37
64
94
VDD_PCM 48
VDD_RGB 23
VDD_YCC 30
R3 NS U2
4
4 #SMICS0 R4 0R0 74 RAMCLK 118
R5 0R0 4
VDD3
VDD3
VDD3
VDD3
VDD3
VDD3
VDD3
VDD2_5
VDD2_5
VDD2_5
VDD2_5
VDD2_5
VDD2_5
VDD2_5
VDD2_5
DATA8
DATA9
DATA10
DATA11
DATA12
DATA13
DATA14
DATA15
#SMICS0 75 SMICS0 RAMCLK
#SMIRAS R6 0R0 76 SMICS1 R7 0R0
#SMIRAS #SMICAS R8 0R0 77 SMIRAS CAS1/SDCS0 140 #SDCS0
#SMICAS #SMIWE R9 0R0 78 SMICAS RAS1/SDCS1 138 R10 0R0
#SMIWE SMIDQML R11 0R0 79 SMIWE RAS0/SDRAS 135 R12 0R0 #SDRAS
SMIDQML SMIDQMU R13 0R0 80 SMIDQML CAS0/SDCAS 139 R14 0R0 #SDCAS
SMIDQMU SMIDQMU R/W/SDWE 130 R15 0R0 #SDWE
SMICLK R16 0R0 95 SMICLKOUT BE0/DQML 128 R17 0R0 DQML
SMICLK 82 SMICLKIN BE1/DQMH 129 DQMH
VCC3 WAIT 131 R/#W
MA0 69 134 R18 33R #WE
MA1 68 SMIADR0 CE1 133 #CE1
R19 10K TRIGIN MA2 67 SMIADR1 CE2 132 R20 33R
R21 10K TRIGOUT MA3 66 SMIADR2 CE3 117 R22 33R #CE3
R23 10K MA4 58 SMIADR3 OE #OE
R24 10K MA5 59 SMIADR4 R25 33R
R26 10K MA6 60 SMIADR5 ATAPI_RD/PIO0_1 187 R27 33R #ATAPI_RD
R28 10K MA7 61 SMIADR6 ATAPI_WR/PIO0_2 188 #ATAPI_WR
R29 10K MA8 62 SMIADR7 127 R32 10K
MA9 63 SMIADR8 IRQ0 126 FEINT
MA10 70 SMIADR9 IRQ1 125 R30 10K FEINT
MA11 71 SMIADR10 IRQ2
J1 MA12 72 SMIADR11 57 R31 33R
MA13 73 SMIADR12 SPDIF_OUT SPDIF_OUT
2 1 SMIADR13
4 3 MD0 84 ADC_PCMCLK 106
103
6 5 MD1 85 SMIDATA0 ADC_SCLK
8 7 MD2 SMIDATA1 ADC_LRCLK 104
R36
86 R35 10K
3 10 9 MD3 87 SMIDATA2 ADC_DATA 105 3
12 11 MD4 88 SMIDATA3 33R
14 13 MD5 89 SMIDATA4 DAC_PCMCLK 55
51
R37
R38 33R AUDCLK
16 15 MD6 SMIDATA5 DAC_SCLK DAC_SCLK
R41
90 R39 33R
18 17 SMIDATA6 DAC_LRCLK 56 DAC_LRCLK
ST Microelectronics
75R
MD9 93 33R
PIO2_6/DAC_DATA 2
SHROUDED MD10 97
MD11 98
MD12 99
MD13100
MD14101
SMIDATA9
SMIDATA10
SMIDATA11
SMIDATA12
SMIDATA13
STi5508/80 PWM1/BOOTFROMROM 115
PWM0/HSYNC 116
PWM2/VSYNC 114
BOOTFROMROM
TP31
TP32
DAC_DATA
24 VSS_RGB
31 VSS_YCC
123 VSS_PLL
49 VSS_PCM
R51 220R 18 197
FLAG B_FLAG PIO1_3/TXD2 TXD
186 PIO0_0
189 PIO0_3
190 PIO0_4
191 PIO0_5
192 PIO0_6
193 PIO0_7
202 PIO1_6
203 PIO1_7
204 PIO2_0
1 PIO2_5
PIO2_7
5 VSS
15 VSS
38 VSS
50 VSS
65 VSS
83 VSS
96 VSS
108 VSS
121 VSS
137 VSS
150 VSS
160 VSS
172 VSS
185 VSS
199 VSS
21 B_V4/NRSS_IN PIO1_1/SCL 195 33R SCL
22 R54 33R SDA
NRRS_OUT PIO1_0/SDA 194 SDA
STi5508
or STi5580 TP9 VCC
3
R55 4K7
MC MC TP10
MD MD
TP5 R57 R58 R56 4K7
ML ML
TP11 20K0 20K0
FPCLK 1% 1%
FPCLK FPDATA C2 C3
FPDATA FPSTB 47pF 47pF
FPSTB
#SOFT_RESET
1 TP12 1
#FERESET R59 0R0 R60
#FERESET R61 NS 10K
#AUXRESET R62 0R0
R63 NS Title
#BPRESET R64 NS Production - STi5508 Core
#BPRESET R65 0R0
Size Document Number Rev
A3 101559 1.1
Ravisent Proprietary Information Date: Tuesday, December 26, 2000 Sheet 2 of 16
A B C D E
A B C D E
4 4
DATA[0..15] DATA[0..15]
ADR[0..20] ADR[0..20]
VCC-FLASH
VCC 37
U3
ADR1 25 29 DATA0
ADR2 A0
24 DQ0 31 DATA1
ADR3 A1
23 DQ1 33 DATA2
ADR4 A2
22 DQ2 35 DATA3
ADR5 A3
21 DQ3 38 DATA4
ADR6 A4
20 DQ4 40 DATA5
3 ADR7 A5
19 DQ5 42 DATA6 3
ADR8 A6
18 DQ6 44 DATA7
ADR9 A7
8 DQ7
ADR10 A8
7 30 DATA8
ADR11 A9
6 DQ8 32 DATA9
ADR12 A10
5 DQ9 34 DATA10
ADR13 A11
4 DQ10 36 DATA11
ADR14 A12
3 DQ11 39 DATA12 INSTALL ZERO OHM
ADR15 A13
2 DQ12 41 DATA13
ADR16 A14
1 DQ13 43 DATA14 RESISTORS FOR INTEL
ADR17 A15
48 DQ14 45 DATA15 AND MICRON FLASH
ADR18 A16
17 DQ15/A-1
ADR19 A17
16 47 R66 SUPPORT. DO NOT
ADR20 A18/NC
9 BYTE
A19/NC 0R0 INSTALL FOR OTHER
VPP 13 R67
#CE3 26 CE 14 VENDORS.
#CE3 #OE #WP #RESET
27 VSS
46 VSS
#OE 28 OE RP 12 0R0
#WE 11 WE 15
#WE RB
FLASH_1024KX16 R68
2 or FLASH_512x16 ZERO OHM RESISTOR 2
100ns NS-0R0 REQUIRED FOR SOME
TSOP48
16MB DEVICES -
A19 ON PIN 15
#RESET
1 1
Title
Production - FLASH ROM Memory
Size Document Number Rev
A4 101599 1.1
Ravisent Proprietary Information Date: Tuesday, December 26, 2000 Sheet 3 of 16
A B C D E
A B C D E
1 1
Title
Note: Production - System DRAM Memory
Size Document Number Rev
- place RC termination close to U5 A4 1.1
- route SDCLK as short as possible 101599
Ravisent Proprietary Information - 125MHz SDRAMs are required Date: Tuesday, December 26, 2000 Sheet 4 of 16
A B C D E
A B C D E
1 1
Title
Note: Production - Decoder SDRAM Memory
Size Document Number Rev
- place RC termination close to U6 A4 1.1
- route SDCLK as short as possible 101599
Ravisent Proprietary Information - 125MHz SDRAMs are required Date: Tuesday, December 26, 2000 Sheet 5 of 16
A B C D E
A B C D E
4 4
ATAPI
ADR[0..20] DATA[0..15]
ADR[0..20] ADR[0..20] DATA[0..15] DATA[0..15]
#FERESET #FERESET #FERESET
3 #CE1 3
#CE1 R/#W #CE1
R/#W R/#W
#ATAPI_WR
#ATAPI_WR #ATAPI_RD #ATAPI_WR FEINT
#ATAPI_RD #ATAPI_RD FEINT FEINT
07-ATAPI
TVM502
#FERESET DATA
#FERESET DATA BCLK DATA
SCL BCLK FLAG BCLK
SCL SDA SCL FLAG SYNC FLAG
SDA SDA SYNC SYNC
OPEN
OPEN CLOSE OPEN
CLOSE #SENSE CLOSE
#SENSE #PUSH #SENSE FEINT
#PUSH #PUSH FEINT
08-TVM502
2 2
1 1
Title
Production - Front End Options
Size Document Number Rev
A4 101599 1.1
Ravisent Proprietary Information
Date: Tuesday, December 26, 2000 Sheet 6 of 16
A B C D E
A B C D E
4 DATA[0..15] 4
DATA[0..15]
ADR[0..20]
ADR[0..20]
HEADER2X20
J2 SHROUDED
#FERESET 1 R86 220R ADR16
#FERESET RESET HA0 35 R87 220R ADR17
ADR19 R88 220R 37 HA1 33 R89 220R ADR18
VCC3
ADR20 R90 220R 38 CS0 HA2 36 U5
CS1 DD0 DATA0
#ATAPI_WR 23 HD0 17 DD1
2 A1 B1 18
DATA1
#ATAPI_WR #ATAPI_RD 25 IOW HD1 15 DD2
3 A2 B2 17
DATA2
#ATAPI_RD IOR HD2 13 DD3
4 A3 B3 16
DATA3
TP13 21 HD3 11 DD4
5 A4 B4 15
DATA4
29 DMARQ HD4 9 DD5
6 A5 B5 14
DATA5
DMACK HD5 7 DD6
7 A6 B6 13
DATA6
27 HD6 5 DD7
8 A7 B7 12
DATA7
TP14 32 IOCHRDY HD7 3 9 A8 B8 11
3 34 HIO16 DD8 3
PDIAG HD8 4 DD9
1
19 DIR
FEINT 31 HD9 6 DD10 OE
FEINT INTRQ HD10 8 DD11
39 HD11 10 DD12
20 VCC
DASP HD12 12 DD13
28 HD13 14 DD14
74LC245
R91
10K CSEL HD14 16 DD15
HD15 18 U6
2 2 18 DATA8
19 GND A1 B1 DATA9
GND GND 40 3 A2 B2 17
DATA10
20 KEY
22 GND GND 30 4 A3 B3 16
24 DATA11
GND GND 26 5
6 A4 B4 15
14 DATA12
7 A5 B5 13 DATA13
8 A6 B6 12 DATA14
9 A7 B7 11 DATA15
A8 B8
1
19 DIR
OE
2 R/#W R/#W 2
#CE1 #CE1 20 VCC
74LC245
1 1
Title
Production - ATAPI Interface
Size Document Number Rev
A4 101599 1.1
Ravisent Proprietary Information Date: Tuesday, December 26, 2000 Sheet 7 of 16
A B C D E
A B C D E
4 VCC-S J3
4
L1
1
22uH 2
C19 C18 LOCKHEADER2
C20 C21 .1uF
.1uF L2 .1uF 47uF
U7
22uH
10 OUT2
+12V +8V VCC3-S VCC-S 9 P2
J4 8 VCC1
TRAY MOTOR
2 1 7 VCC2
R333 NS
R334 0R0 4 3 R92 OPEN 6 IN2
6 5 15R C22 OPEN
8 7 1/4W .1uF CLOSE 5 IN1
10 9 CLOSE
PICOFLEX10 +8V 4 V2
3 P1
FFC10 CAN
BE STUFFED 2 OUT1
3 3
3
IN SAME 1 GND
FOOTPRINT C24 D1
C23 6.8V
.1uF 100uF LB1641
1
16V
+12V
VCC
8
SYNC SYNC SYNC 3 2 1%
FLAG FLAG FLAG 4 3 3
DATA DATA DATA 5 4 + 1 R96 0R0
BCLK BCLK BCLK 6 5 R97 R98 2 #SENSE
7 6 100K 7V -
#FERESET #FERESET #FERESET 8 7 0R0 U8A
FEINT FEINT FEINT 9 8 R99 0R0
4
SCL SCL SCL 10 9 R100 LM393 #PUSH
SDA SDA SDA 11 10 10K0
12 11 1%
13 12
2 14
15
13
14 in1, in2, out1, out2 2
16 15 pin5, pin6, pin2, pin10
17 16 0, 0, 0, 0 (idle)
18 17
R102 0R0 19 18 R101 U8B 0, 1, 0, 1 (open)
R103 NS 19
1, 0, 1, 0 (close)
8
5K6 LM393
TRAY MOTOR FFC19 5 1, 1, 0, 0 (brake)
+ 7
6 * Tray motor must be in
FFC12 CAN - idle state for push
TVM DRIVE TRAY MOTOR POWER BE STUFFED
IN SAME R104
4 sense to operate
TVM502A --> 12V FOOTPRINT 10K C26
TVM502B --> 8V .1uF
3
1 1
SOT23
6V8
1 2 Title
Production - TVM502 Drive Interface
Size Document Number Rev
A3 101599 1.1
Ravisent Proprietary Information Date: Tuesday, December 26, 2000 Sheet 8 of 16
A B C D E
A B C D E
Stuffed, if no ext.
PLL is used
VCC
4 OSC1 4
1 NC VCC 8
4 GND CLK 5
27MHz
Optional for better SPDIF support
VCC R346 CAN BE INSTALLED INSTEAD OF
VCC3 U10 FOR APPLICATIONS WITH NO BACK
R105
33R PANEL
VDD3 16
U9
VDD 3
VDDPLL 8
#BPRESET 18 R106 PIXCLK
#BPRESET RESET MCK0 10 PIXCLK
ML 1 ML/SR0 NS
ML MD 19 MD/FS0 MCK0 11 R107
3 MD MC 20 MC/FS1
3
MC U10-1 0R0 R109
C27 5 XT2 NS
R108 NS AUDCLK
33pF Y1 SCKO1 12 R110 NS
1 7 AUDCLK
256fs 7W34
27MHz SCKO2 14 R346
GNDPLL
C28 6 XT1 R111 NS NS
384fs R112 NS U10-3
SCKO3 17
GND
15 GND
33pF 2 MODE
9 NC 768fs R113 NS PCMCLK
SCKO4 13 3 5 PCMCLK
R115 PLL1700 7W34 R114
0R0 VCC3 0R0
4
7
U11
R116
PR 7
2 D R117
R118 NS Q 5
2 NS 1 CLK NS 2
Stuffed, if ext.
CL
PIXCLK source Q 3
6
NS-TC7W74FU
1 1
Title
Production - System and Audio Clocks
Size Document Number Rev
A4 101599 1.1
Ravisent Proprietary Information Date: Tuesday, December 26, 2000 Sheet 9 of 16
A B C D E
A B C D E
4 4
VCC
U12 DB9 PINOUT
1 C1+ VCC 16 (FEMALE)
3 C29 C30 TXD
RXD
:
:
2
3
3
.1uF .1uF CTS : 7
3 C1- GND 15 RTS : 8
4 C2+ V+ 2 GND : 5
C31 C32
.1uF .1uF
5 C2- V- 6
11 TIN1 TOUT1 14 TXD_B J7
TXD 10 TIN2 TOUT2 7 RTS_B
RTS 1 2
12 ROUT1 RIN1 13 RXD_B 3 4
RXD 9 ROUT2 RIN2 8 CTS_B 5 6
CTS 7 8
MAX232 9 10
HEADER2X5
SHROUDED
2 R119 NS 2
R120 NS
R121 NS
R122 NS
1 1
Title
Production - RS232 Transceiver
Size Document Number Rev
A4 101599 1.1
Date: Tuesday, December 26, 2000 Sheet 10 of 16
A B C D E
A B C D E
BACK PANEL PIO FUNCTIONS
SIGNAL HIGH/LOW
BPPIO0 -- 4:3/16:9
VCC
BPPIO1 -- POWER/STANDBY J11
4 BPPIO2 -- #BPRESET 4
#BPRESET 1
BPPIO3 -- SPDIF_OUT SPDIF_OUT 2
3
DAC_DATA DAC_DATA 4
5
DAC_PCMCLK DAC_PCMCLK 6
7 PLAYER REAR
DAC_SCLK DAC_SCLK 8
DAC_LRCLK DAC_LRCLK 9 PANEL
DAC_DATA0 DAC_DATA0 10 CONNECTOR
DAC_DATA1 DAC_DATA1 11
DAC_DATA2 DAC_DATA2 12
13
R123 BPPIO0 BPPIO0 14
DAC_DATA0 BPPIO1 BPPIO1 15
BPPIO2 BPPIO2 16
0R0 BPPIO3 BPPIO3 17
SCL SCL 18
R124 SDA SDA 19
DAC_DATA 20
3 FFC20
3
NS
J12
VCC-PCM TV/DVD
C33 R125 1 SPDIF
2 OUTPUT
LOCKHEADER2
VA 7
2 75R 2
10uF 562R C36
ELCO R129 1%
C37 16V 100K 1500pF
1%
47pF
1 1
Title
Production - Audio Output
Size Document Number Rev
A4 101599 1.1
Ravisent Proprietary Information
Date: Tuesday, December 26, 2000 Sheet 11 of 16
A B C D E
A B C D E
J15
+12V 1
2
3
4
5 DVD/TV
6
R130 7 OUTPUT
10K 8
C 9 C
R131 2 Q1 10
BC848BL 1 BC858BL LOCKHEADER10
R132 Q2 3
3 10K R336
STANDBY 1
2
10K R133
100R
10K
B SOT23 B
858
3
1 2
SOT23
848
1 2
A Title
A
Production - Video Outputs
Size Document Number Rev
A4 101599 1.1
Ravisent Proprietary Information
Date: Tuesday, December 26, 2000 Sheet 12 of 16
A B C D E
A B C D E
NS R134 NS R135
VCC-DENC VCC-DENC
NS R148 NS R149
VCC-DENC VCC-DENC
3 3
C48 R150 C49 C50 R151 C51
8R2 8R2
3300pF .1uF 3300pF .1uF
R152 R153
825R R154 825R R155
1% 12R1 1% 12R1
TP19 1% TP20 1%
C52 2 Q5 TP21 C53 2 Q6 TP22
GREEN 2N2907 LUMA 2N2907
1 L5 1 L6
100uF 3 100uF 3
16V GREEN_OUT 16V LUMA_OUT
R156 R157 2.7uH R158 R159 2.7uH
200R 2K21 R160 C54 C55 200R 2K21 R161 C56 C57
1% 1% 75R0 1% 1% 75R0
1% 390pF 390pF 1% 390pF 390pF
NS R162 NS R163
2 2
VCC-DENC VCC-DENC
1 1
Title
Production - Video Buffers / Filters
Size Document Number Rev
A3 101599 1.1
Ravisent Proprietary Information Date: Tuesday, December 26, 2000 Sheet 13 of 16
A B C D E
A B C D E
4 4
IR1
TSOP1840
VCC
OUT
GND
VCC
VCC
R337
100R
1
2
3
R338 R339 R340 R341
4K7 4K7 4K7 4K7
C152
3 FPIR 10uF 3
FPIR 16V
ELCO
FPDATA R342 0R0 R343 0R0
FPDATA FPCLK R344 0R0
FPCLK FPSTB R345 0R0
FPSTB
C153 VCC
NS J16
C154 1
NS 2
C155 3
4
NS-47pF 5
6
LOCKHEADER6
2 2
VCC
J17
1 1
Title
Production - Front Panel
Size Document Number Rev
A4 101599 1.1
Date: Tuesday, December 26, 2000 Sheet 14 of 16
A B C D E
A B C D E
4 4
U14
SCL SCL 6 SCL A0 1
SDA SDA 5 SDA A1 2
A2 3
WC 7
24C02
3-5V
VCC VCC
R335
VCC 1K
U15 R178
NS-0R0
SDA 5
SCL 6 SDA VCC 8
SCL
RESET 3
1 NC/XIN
WP/VBACK 7
4
3 2 NC/XOUT GND R179 3
0R0
NS-X4043
VCC
C70
NS-.1uF
U16
3 MR VCC 4
1 GND RST 2
NS-TC1270
2 VCC 2
C71
R180 .1uF
PUSHBUTTON SWITCH 10K
1 4 U17
S1
1 MR RESET 8
1 3
2 VCC RESET 7 POWERON
2 4
JP7 3 GND NC 6
JUMPER2 R181
2 3 4 PFI PFO 5 10K
PINS 1 AND 2 ARE CONNECTED
INTERNALLY ADM707
PINS 3 AND 4 ARE CONNECTED
INTERNALLY
VCC
U20
2 VCC
1
1 3 GND RST 1
DS1812
3
SOT23 Title
DS1812
Production - Serial EEPROM and Reset
Size Document Number Rev
1 2
Ravisent Proprietary Information A3 101599 1.1
Date: Tuesday, December 26, 2000 Sheet 15 of 16
A B C D E
A B C D E
NS-NDS8934 VCC-S ST-LD1117
Q9-1 VCC U18 SOT223 +2V5
4
J8 VCC VCC3 +12V -8VA +8VA 2 7 NS-NDS8934 VCC3-S LINEAR TECH 3 VI VO 2
GND
Q9-2 DESIGNED OUT
+5V 1 8 4 5 - USE ST OR SOT-223 TAB 4 C73 C74
1 LD1117 C72
NATIONAL .1uF
1
+3.3V 3 6 10uF .1uF
2 1 2 3 16V
+3.3V 3
4 +12V
U19
TMM DRIVE SUPPLY +8V 4
GND 4 R182 R183 2 1 VI VO 3
GND
GND 0R0 0R0 C76 C77
5
DPAK C75 78M08
+12V 78M08 .1uF DPAK
2
6 100uF .1uF
16V
-8VA 7 1 3
C78 C79 C80 C81 C82 C83 C84 C85 C86 C87
+8VA 8
100uF .1uF 100uF .1uF 100uF .1uF 100uF .1uF 100uF .1uF ALTERNATE PACKAGE FOR HIGH CURRENT
16V 16V
16V 16V 16V +12V +5VA
VCC
JP8 U21/1
FPPWD 1 VI
FPPWD VO 3
GND
JUMPER2
TO-220
U1 U5 U6 U7 & U8 U4 7805
STi5508/80 SDRAM-EMI SDRAM-SMI 74LVT16245 Flash ROM U10 NS-7805
2
PLL TO-220
3 VCC3 +2V5 +2V5 VCC3 VCC3 VCC3 VCC VCC-FLASH
VCC
1 2 3
3
C88 C89 C90 C91 C92 C93 R186
4 14 149 1 1 20 C94 C95
NS 37 3
.1uF .1uF .1uF .1uF .1uF .1uF 2 U21/2 ANALOG 5V
C96 C97 C98 C99 C100 C101 .1uF NS-.1uF
C102 1 VI VO 3
GND
47 37 171 14 14 20 C103 8 DPAK C105
.1uF .1uF .1uF .1uF .1uF .1uF 37 78M05
C107 C108 C109 C110 C111 NS-.1uF 78M05
C104 C106
2
C112 .1uF C113 DPAK 100uF
81 64 198 27 27 1 3 .1uF .1uF
16V
C114
.1uF .1uF .1uF .1uF .1uF 10uF 32 NS-10uF
C115 C116 C117 C118 C119 ELCO ELCO
107 94 3 3 16V VCC3 .1uF 16V
10uF R187 C120 VCC3
.1uF .1uF ELCO .1uF .1uF R188
C121 C122 16V C123 C124
136 119 9 9 0R0 10uF C125 0R0
ELCO 16
.1uF .1uF .1uF .1uF 16V
C126 C127 C128 NS-.1uF
159 43 43 C129
2 VCC VDD VCC3 VDD3 2
.1uF .1uF .1uF NS-10uF
C130 C131 C132 ELCO
184 49 49 16V
.1uF .1uF .1uF GND VSS
C133 C134 C135
L9 +2V5-PLL
10uF 10uF 10uF
ELCO C137 ELCO ELCO GNDA VSSA
16V 22uH 22uF 16V 16V
C136
ELCO
.1uF 16V U3 OSC1 U11 U13 U2
TC4S81F Oscillator TC7W34F MAX232 CS4335 +5VA VCC-DENC
GND PROBES L13
TP27 L11 +2V5-PCM VCC3 VCC VCC3 VCC VCC VCC-PCM
TP28 NS-22uH C156
TP29 C138 C139 C140 C141 L12 C142 NS-10uF
TP30 C144 R348 ELCO
22uH 22uF 5 14 8 16 7 16V
C143 22uH
ELCO 0R0
.1uF 16V .1uF .1uF .1uF .1uF .1uF
U2 C145 +5VA C146
1 MOUNTING HOLES
MH1 I2C U39 U12 L10 Ravisent Proprietary Information 1
MH2 L14 +2V5-DENC EEPROM EEPROM/POR TC7W74F 10uF 10uF
MH3 ELCO NS-22uH ELCO
MH4 16V 16V
MH5 C148 VCC VCC VCC3
MH6 22uH 22uF C149 C150 C151 Title
C147
ELCO 8 8 Production - Power Supply and Decoupling
.1uF 16V
Size Document Number Rev
.1uF .1uF .1uF A3 101599 1.1
Date: Tuesday, December 26, 2000 Sheet 16 of 16
A B C D E