Professional Documents
Culture Documents
ATtiny2313
Features Peripheral Features Special Microcontroller Features AVR CPU CORE AVR ATtiny2313 Memories System clock Registers USART Universal Serial Interface USI
ATtiny2313 2
Overview
Features
Utilizes the AVR RISC
Architecture AVR High-performance and Lowpower RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 General Purpose Working Registers Fully Static Operation ATtiny2313 3
AVR Peripherals
USART
Serial communication with the PC SPI Serial Peripheral Interface Synchronous serial communication ADC Analog Digital Converter I/O Ports General Purpose Input Output pins (GPIO)
ATtiny2313
Operating Voltages
1.8 - 5.5V (ATtiny2313V) 2.7 - 5.5V (ATtiny2313 )
Power-down
< 0.1 A at 1.8V
ATtiny2313
Mode
7
Pin Configuration
ATtiny2313
CPU CORE
Functions
Application Execution Resource Management Peripheral Interaction
RISC
Architecture
8 bit ALU/datapath ATtiny2313
10
ATtiny2313
11
ATtiny2313
12
System Clock
All the clocks need not be active at a given time. In order to reduce the power consumption, the clocks can be halted by using different modes. CPU CLOCK I/O CLOCK FLASH CLOCK
ATtiny2313 13
CLOCK SOURCES
EXTERNAL CLOCK CALIBRATED INTERNAL RC
OSCILLATOR 4Mhz CALIBRATED INTERNAL RC OSCILLATOR 8Mhz WATCHDOG OSCILLATOR CRYSTAL /CEREMIC OSCILLATOR
ATtiny2313
14
INTERRUPTS
SOFTWARE INTERRUPTS EXTERNAL INTERRUPTS
External interrupt contain registers: MCU CONTROL REGISTER GERERAL INTERRUPT MASK REGISTER ( GIMSK) EXTERNAL INTERRUPT FLAG REGISTER ( EIFR) PIN CHANGE MASK REGISTER (PCMSK)
ATtiny2313 15
overriding signals are generated internally in the modules having the alternate function. PORT A PORT B ATtiny2313
16
8-BIT TIMER/COUNTER
Timer/counter is a general pupose 8-bit module with two independent output compare units. It allows program execution timing. Two independent output compare units. Clear timer on compare match. Frequency generator Interrupt sources
ATtiny2313 17
Transmitter highly flexible serial communication device. : Full Duplex Operation (Independent Serial Receive and Transmit Registers) Asynchronous or Synchronous Operation Master or Slave Clocked Synchronous Operation High Resolution Baud Rate Generator Odd or Even Parity Generation and Parity Check Supported by Hardware Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter Three Separate Interrupts on TX ATtiny2313 18 Complete, TX Data Register Empty and
19
THANK YOU
ATtiny2313
21