Scribd Logo
Upload

Welcome to Scribd!

  • Bin To Grey

    Uploaded by

    gobichand7
    16 views1 page
    This document describes a VHDL code for converting a 4-bit binary number to a 4-bit grey code. The code defines an entity with an input port for a 4-bit binary number and an output port for the corresponding 4-bit grey code. It then assigns each output bit of the grey code by XORing the appropriate input bits of the binary number according to the properties of grey code conversion.

    Original Description:

    Original Title

    BIN-TO-GREY

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    RTF, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document describes a VHDL code for converting a 4-bit binary number to a 4-bit grey code. The code defines an entity with an input port for a 4-bit binary number and an output port for the corresponding 4-bit grey code. It then assigns each output bit of the grey code by XORing the appropriate input bits of the binary number according to the properties of grey code conversion.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as RTF, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    16 views1 page

    Bin To Grey

    Uploaded by

    gobichand7
    This document describes a VHDL code for converting a 4-bit binary number to a 4-bit grey code. The code defines an entity with an input port for a 4-bit binary number and an output port for the corresponding 4-bit grey code. It then assigns each output bit of the grey code by XORing the appropriate input bits of the binary number according to the properties of grey code conversion.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as RTF, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    BINARY TO GREY CODE CONVERSION

    Library IEEE; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity bi_to_g is port(b:in std_logic_vector(3 downto 0); g:out std_logic_vector(3 downto 0)); end bi_to_g; architecture df of bi_to_g is begin g(3)<=b(3); g(2)<=b(3) xor b(2); g(1)<=b(2) xor b(1); g(0)<=b(1) xor B(0); end df;

    You might also like