Professional Documents
Culture Documents
1
III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
VLSI SYSTEMS DESIGN
(Information Technology)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. Implement the following gates with n-MOS transistors only and explain its working
2. An p-MOS transistor is operating in the triode region with the following parameters
µn Cox = 95 µ A/V 2 W/L ( ratio) = 90 V gs = −4V, Vtn = −1.1V, Vds = −2V .
Find its drain current & drain -Source resistance. [16]
3. Explain about different spice - parameters of MOS transistor and their significance.
[16]
5. What do you mean by transistor sizing? With suitable example explain, how
transistor sizing can improve the speed of a combinational logic. [16]
7. Explain how sequential ASM states are implemented as data path and controller.
[16]
8. Clearly explain about the generic integrated circuit design flow. [16]
⋆⋆⋆⋆⋆
1 of 1
Code No: RR321202 Set No. 2
III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
VLSI SYSTEMS DESIGN
(Information Technology)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. Implement the following gates with p-MOS transistors only and explain its working
2. An p-MOS transistor is operating in the triode region with the following parameters
µn Cox = 95 µ A/V 2 W/L ( ratio) = 90 V gs = −4V, Vtn = −1.1V, Vds = −2V .
Find its drain current & drain -Source resistance. [16]
3. Design a stick diagram for two-input N-MOS NAND and NOR gates. [16]
5. Explain with suitable example the details of single - Row layout design method.
[16]
6. With neat circuit diagram explain working principle of transistor DRAM cell with
two bit lines and one word line. [16]
7. Explain clearly block placement phase of the Floor planning of the chip with suit-
able examples. [16]
⋆⋆⋆⋆⋆
1 of 1
Code No: RR321202 Set No. 3
III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
VLSI SYSTEMS DESIGN
(Information Technology)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. Implement the following gates with n-MOS transistors only and explain its working
2. Explain about different computer aided design tools used in designing Integrated
Circuits. [16]
5. How cross-talk appears in ICs and explain how this cross-talk can be minimized in
ICs. [16]
6. Draw the Architecture of PLA and explain how different logic functions can be
implemented using PLA. [16]
8. Clearly explain about the generic integrated circuit design flow. [16]
⋆⋆⋆⋆⋆
1 of 1
Code No: RR321202 Set No. 4
III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
VLSI SYSTEMS DESIGN
(Information Technology)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. Implement the following gates with n-MOS transistors only and explain its working
2. What are the key advantages of ICs? And explain how these advantages of ICs
translate in to advantages at the system level. [16]
4. Compute the high-to-low delay of a two-input static complementary NOR gate with
minimum-sized transistor driving these loads.
5. Explain in detail the path - delay measurement of the combinational logic circuits.
[16]
6. Draw the structure of a carry look ahead adder and explain its working principle.
[16]
7. Explain how Architecture driven voltage scaling technique reduces the power con-
sumption of the design. [16]
⋆⋆⋆⋆⋆
1 of 1