Professional Documents
Culture Documents
Features
Ordering Information
Part Name HD74LS73AP HD74LS73ARPEL Package Type DILP-14 pin SOP-14 pin (JEDEC) Package Code (Previous Code) PRDP0014AB-B (DP-14AV) Package Abbreviation P Taping Abbreviation (Quantity) EL (2,500 pcs/reel)
PRSP0014DE-A RP (FP-14DNV) Note: Please consult the sales office for the above package availability.
Pin Arrangement
1 2 3 4 5 6 7 K J
CLR Q Q Q Q CLR CK K
14 13 12 11 10 9 8
1J 1Q 1Q GND 2K 2Q 2Q
CK J
(Top view)
Function Table
Inputs Clear L H H H H H Clock X H J X L H L H X K X L L H H X Q L Q0 H L Toggle QO QO Outputs Q H Q0 L H
H; high level, L; low level, X; irrelevant, ; transition from high to low level, Q0; level of Q before the indicated steady-state input conditions were established. Q0; complement of Q0 or level of Q before the indicated steady-state input conditions were established. Toggle; each output changes to the complement of its previous level on each active transition indicated by .
HD74LS73A
Q Clear
Clock
Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.
HD74LS73A
Electrical Characteristics
(Ta = 20 to +75 C)
Item Input voltage Symbol VIH VIL VOH Output voltage VOL J, K Clear Clock J, K Input current Clear Clock J, K Clear Clock Short-circuit output current Supply current** Input clamp voltage IIL min. 2.0 2.7 20 typ.* 4 max. 0.8 0.5 0.4 20 60 80 0.4 0.8 0.8 0.1 0.3 0.4 100 6 1.5 mA VCC = 5.25 V, VI = 0.4 V Unit V V V V VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V, IOH = 400 A IOL = 8 mA IOL = 4 mA VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V Condition
IIH
mA mA mA V
Notes: * VCC = 5 V, Ta = 25C ** With all outputs open, ICC is measured with the Q and Q outputs high in turn. At time of measurement, the clock input is founded.
Switching Characteristics
(VCC = 5 V, Ta = 25C)
Item Maximum clock frequency Propagation delay time Symbol fmax tPLH tPHL Inputs Clear Clock Outputs Q, Q min. 30 typ. 45 15 15 max. 20 20 Unit MHz ns ns Condition CL = 15 pF, RL = 2 k
Timing Definition
tw 3V 1.3 V Clock tsu th tsu th 1.3 V 1.3 V 0V 3V 1.3 V J, K "H" Data "L" Data 1.3 V 1.3 V 0V
HD74LS73A
Testing Method
Test Circuit 1. max, tPLH, tPHL, (ClockQ, Q)
VCC Input 4.5V RL J P.G. Zout=50 CK K CLR Q Same as Load Circuit 1. Q CL Output Q Load circuit 1 Output Q
Notes:
1. Test is put into the each flip-flop. 2. CL includes probe and jig capacitance. 3. All diodes are 1S2074(H).
Notes:
1. Test is put into the each flip-flop. 2. CL includes probe and jig capacitance. 3. All diodes are 1S2074(H).
HD74LS73A Waveforms 1
tTLH tTHL tw(L) 1.3 V 10% tPLH 1.3 V Q tPHL tPLH tPHL VOH 1.3 V VOL 1.3 V 0V 3V
Clock
10%
Q 1.3 V 1.3 V
VOH VOL
Note:
Clock input pulse; tTLH 15 ns, tTHL 6 ns, PRR = 1 MHz, duty cycle = 50% and for fmax, tTLH = tTHL 2.5 ns
Waveforms 2
tTHL Clear 90% 1.3V 10% tw (CLR) tTLH 90% 1.3V 10% tTLH tTHL 3V Clock Q 1.3V tPLH VOL VOH 1.3V Q VOL 10% tPHL 90% 90% 1.3V 1.3V tw (CK) 20ns 10% 0V VOH 3V 0V
Note:
Crear and clock input pulse; tTLH 15 ns, tTHL 6 ns, PRR = 1 MHz,
HD74LS73A
Package Dimensions
JEITA Package Code P-DIP14-6.3x19.2-2.54 RENESAS Code PRDP0014AB-B Previous Code DP-14AV MASS[Typ.] 0.97g
14
1 b3
Reference Symbol
Dimension in Millimeters Min Nom 7.62 19.2 6.3 20.32 7.4 5.06 0.51 0.40 0.48 1.30 0.19 0 2.29 2.54 0.25 0.31 15 2.79 2.39 2.54 0.56 Max
A1
e1 D E
A A1 bp
bp
e1
b3 c
e Z
( Ni/Pd/Au plating )
MASS[Typ.] 0.13g
*1
D 8
14
NOTE) 1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET.
bp
*2
Index mark
HE
Reference Symbol
D E A2
7 bp x M L1
A1 A bp b1 c c1
0.10
0.14
0.25 1.75
0.34
0.40
0.46
0.15
0.20
0.25
HE
8 6.20
A1
L
e x y
Detail F
Z L L 0.60 1.08
1.27
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
Renesas Technology Malaysia Sdn. Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510