Vlsi Manual New

VHDL Lab Manual
Dated: 19/05/2011
FPGA DESIGN FLOW

Programmable Logic Design Flow
Design Specifications
Design Entry Functional Simulation (Zero Delay)
RTL Model Target Device Libraries (Vender Specific)
Synthesis T E S T B E N C H Gate level Model Gate level Simulation Gate level description using target library cells
Design Constraints Area / Speed
Timing Simulation (Gate + Interconnect Delays)
Mapping + Translation Gate level model to device architecture Place and Route Placing the design in device while optimizing it for speed and area Programming file generation Bit Stream Download onto FPGA/ CPLD Target Device Libraries (Vender Specific) Design Constraints Area / Speed
Libraries (Simprims and Unisims)
Prepared By:
Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.)
parag.vlsi@gmail.com
VHDL Lab Manual 19/05/2011
Dated:
FPGA Design Flow for Xilinx

The Design flow followed by Xilinx devices is as shown as under:
Xilinx FPGAs are reprogrammable and when combined with an HDL design flow can greatly reduce the design and verification cycle. Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
Dated:
Broadly the stages can be categorized as: 1. Design Entry may have two alternatives: a) Performing HDL coding for synthesis as the target.( Xilinx HDL Editor). b) Using Cores(Xilinx Core Generator). 2. Functional Simulation of synthesizable HDL code (MTI ModelSim). 3. Design Synthesis ( Xilinx project navigator). 4. Design Implementation (Xilinx Design Manager). The stages are linked as follows:
VERILOG HDL/Verilog Code Design Entry Functional Simulation
Synthesis Post Synthesis Simulation
Implementation
Timing Simulation
Program onto FPGA
Design Entry
The first stage of Xilinx design flow is a design entry process. A design must be specified by using either a schematic editor or HDL text-based tool.
Functional Simulation
Upon the finish of the design entry stage, the functional simulation of the design is being performed, which is used to verify functionality of the design assuming no delays, whatsoever. This assumes no target technology selection at this stage and hence assumes zero delay in simulation.
Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
Dated:
Complex designs must be intensively simulated, at different simulation points, during the design flow. Simulation verifies the operation of the design before it is actually implemented as hardware. One of the most prevalent methods for simulation is testbenching. Testbenches (VERILOG HDL) or text fixtures (Verilog) are used to specify circuit stimuli and responses. Roughly, simulation can be divided as functional and timing simulation. Primarily, the functional simulation verifies that the designs specifications are correctly understood and coded. Timing information, produced during the device implementation stage, is not available during the functional simulation. Functional simulation can be used after synthesis, too. Comparison between the pre- and post-synthesis simulations results checks the results of the HDL compilers work and the HDL codes correctness. Timing simulation operates with the real delays (results of device implementation) and is used for verification of implemented design. Timing data are given in an .sdf file (Standard Delay Format). Xilinx supports functional and timing simulations at different points of the design flow: Register Transfer Level (RTL) simulation. Post-synthesis functional simulation (PreNGDBuild). Post-implementation back-annotated timing simulation.
Design Synthesis
After this process, the synthesis is performed. Here for the first time in the design flow the target technology (choice of a particular FPGA device family) is being performed. This target technology selection will remain the same, henceforth in the design flow, upto the final implementation stage, where finally generated Bit stream file gets downloaded onto that FPGA. The output of the synthesis process is creation of gate level netlist. This refers to the EDIF implementation netlist of the FPGA design. Besides the EDIF implementation netlist, the XNF (Xilinx netlist format) netlist can be used as well. Although the XNF is now becoming rather obsolete. The EDIF netlist is used as an input file to the Xilinx Implementation tool and specifies how the core will be implemented. The Electronic Design Interchange Format (EDIF) is a format used to exchange design data between different CAD systems. In the world of FPGA design, it is used for interchange of data between different EDA (Electronic Design Automation) software tools. EDIF files are used for FPGA implementation only. They are the result of design synthesis and can be generated from different design entry EDA tools: schematic or HDL design tools. EDIF files are inputs to the Xilinx implementation tools during the translation step (NGDBuild).
Design Implementation
Design Implementation includes the following steps: i) Translate ii) Map iii) Place and Route Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
Dated:
In the Translate step, which is the first step in the implementation process, EDIF netlist must be further converted into Native Generic Database file (NGD), by means of a program called NGDBuild. The NGD file resulting from an NGDBuild run contains the logical description of the design that can be mapped into a targeted Xilinx FPGA device family. It is important to stress that NGDBuild merges all available EDIF netlists from the working directory. This is actually the step where the black-box netlist becomes merged with the rest of FPGA design. In the next stage, the Map stage, the NGD file is an input into a MAP program that maps logical design to a Xilinx FPGA. The output of the MAP program is an NCD (Native Circuit Description) file. The NCD is a physical representation of the design mapped to the components of internal FPGA architecture. The mapped design is ready to be placed and routed. The PAR program does this job. The input to PAR is a mapped (not routed) NCD file, while the output is a fully routed NCD file. Review reports are generated by the Implement Design process, such as the Map Report or Place & Route Report, and change any of the following to improve your design: Process properties Constraints Source files Synthesis and again implementation of the design is being made until design requirements are met. Timing verification of the design can be made at different points in the design flow as follows: i) Run static timing analysis at the following points in the design flow: After Map. After Place and Route. ii) Running Timing Simulations at the following points in the design flow: After Map (for a partial timing analysis of CLB and IOB delays). After Place and Route (for full timing analysis of block and net delays).
Program onto FPGA

Programming on the Xilinx device can be made as follows: Creation of a programming file (BIT) to program FPGA. Generate a PROM, ACE, JTAG file for debugging or to download to the device. Use iMPACT to program the device through programming cable. Xilinx FPGA, as an SRAM-based programmable PLD, must be configured with the configuration bitstream. The configuration bitstream is generated
from the fully routed NCD file, by means of a BitGen program. The output of BitGen is a binary file with the .BIT extension that can be formatted for different PROM devices.
VHDL Lab Manual
Dated: 19/05/2011
EXPERIEMENT NO. 1
Simulation using all the modeling styles and Synthesis of all the logic gates using VHDL AIM:
Perform Zero Delay Simulation of all the logic gates written in behavioral, dataflow and structural modeling style in VHDL using a Test bench. Then, Synthesize each one of them on two different EDA tools.
Electronics Design Automation Tools used:

i) FPGA Advantage 3.1 (includes Model Sim simulation tool and Leonardo Spectrum Synthesis Tool) ii) Xilinx Project Navigator 8.1 (Includes all the steps in the design flow from Simulation to Implementation to download onto FPGA).
Block Diagram:
And, Nand, Or, Nor, Xor, Xnor
Truth table:
A 0 0 1 1 A 0 B 0 1 0 1 B 0 Y 0 0 0 1 Y 1 Nand Gate: A 0 B 0 Y 1 And Gate: A 0 0 1 1 B 0 1 0 1 Y 0 1 1 1 Nor Gate: Or Gate:
0 1 1
1 0 1
1 1 0 Prepared By:
0 1
1 0
0 0
parag.vlsi@gmail.com VHDL Lab Manual 1 Xor Gate: A B 0 0 1 1 0 1 0 1 Y 0 1 1 0 1 0
Dated: 19/05/2011
Xnor Gate: A 0 0 1 1 B 0 1 0 1 Y 1 0 0 1
Boolean Equation:
And Gate: Y = (A.B) Nand Gate: Y = (A.B) Xor Gate: Y = A.B + A.B Or Gate: Nor Gate: Xnor Gate: Y = (A + B) Y = (A+B) Y = A.B + A.B
VHDL Code (In different modeling styles):

And Gate (In Dataflow, behavioral Modeling): library ieee; use ieee.std_logic_1164.all; entity andg is port (a,b : in std_logic; c : out std_logic ); end andg; architecture andg_df of andg is -- simple dataflow modeling begin c <= a and b; end andg_df; architecture andg_beh of andg is -- behavioral modeling using simple process begin
process(a,b) begin c <= a and b; end process;
end andg_beh;
Or gate(Dataflow, behavioral modeling):

library ieee; use ieee.std_logic_1164.all; entity org is port (a,b : in std_logic;
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
c : out std_logic ); end org; architecture org_df of org is -- dataflow modeling using when . else begin c <= '0' when a = '0' and b = '0' else '1' when a = '0' and b = '1' else '1' when a = '1' and b = '0' else '1' when a = '1' and b = '1' else 'Z'; end org_df; architecture org_beh of org is -- behavioral modeling using if . else begin
p r o c e s s ( a , b ) b e g i n
if (a = '0' and b = '0') then c <= '0'; elsif (a = '0' and b = '1') then c <= '1'; elsif (a = '1' and b = '0') then c <= '1'; elsif (a = '1' and b =
'1') then c <= '1';

e n d i f ; e n d p r o c e s s ; end org_beh;
Nand Gate (In Dataflow, behavioral Modeling): library ieee; use ieee.std_logic_1164.all; entity nandg is port
( a , b : i n s t d _ l o g i c ; c : o u
t s t d _ l o g i c
); end nandg; architecture nandg_df of Nandg is -- dataflow modeling using with select signal sel : std_logic_vector(1 downto 0); begin s e l
< = a & b ; w i t h s e l s e l e c t
c <= ' 1 ' w h e n "
0 0 " , ' 1 ' w h e n " 0 1 " , ' 1 ' w h e n " 1 0 " , ' 0 ' w h e n " 1 1 " , ' Z ' w h e n
o t h e r s ;
end nandg_df;
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
architecture nandg_beh of nandg is -- behavioral modeling using case end case begin process(a,b) variable v : std_logic_vector(1 downto 0); begin
v : = a & b ; c a s e v i s when "00" => c <= '1'; when "01" => c <= '1'; when "10" => c <= '1'; when "11" => c <= '0'; when others => c <= 'Z';
e n d c a s e ;
e n d p r o c e s s ; e n d n a n d g _ b e h ; Nor Gate (In Dataflow, behavioral Modeling): library ieee; use ieee.std_logic_1164.all; entity norg is port
( a , b : i n s t d _ l o g i c ; c
: o u t s t d _ l o g i c
); end norg; architecture norg_df of norg is -- dataflow modeling using with select signal sel : std_logic_vector(1 downto 0); begin s e l
< = a & b ; w i t h s e l s e l e c t
c <= ' 1 ' w
h e n " 0 0 " , ' 0 ' w h e n " 0 1 " , ' 0 ' w h e n " 1 0 " , ' 0 ' w h e n " 1 1 " , ' Z '
w h e n o t h e r s ;
end norg_df; architecture norg_beh of norg is -- behavioral modeling using case end case begin process(a,b) variable v : std_logic_vector(1 downto 0); begin
v : = a & b ; c a s e v i s when "00" => c <= '1'; when "01" => c <= '0'; when "10" => c <= '0'; when "11" => c
<= '0';
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
when others => c <= 'Z'; end case;
e n d p r o c e s s ; e n d n o r g _ b e h ;
Xor gate(Dataflow, behavioral modeling):

library ieee; use ieee.std_logic_1164.all; entity xorg is port
( a , b : i n s t d _ l
o g i c ; c : o u t s t d _ l o g i c
); end xorg; architecture xorg_df of xorg is -- simple dataflow modeling begin c <= (a and (not b)) or ((not a) and b); end xorg_df; architecture xorg_df1 of xorg is -- dataflow modeling using when . else begin c <= '0' when a = '0' and b = '0' else '1' when a = '0' and b = '1' else '1' when a = '1' and b = '0' else '1' when a = '1' and b = '1' else 'Z'; end xorg_df1; architecture xorg_beh of xorg is -- behavioral modeling using if . else begin p r o c e s s ( a
, b ) b e g i n if (a = '0' and b = '0') then c <= '0'; elsif (a = '0' and b = '1') then c <= '1'; elsif (a = '1' and b = '0') then c <= '1'; elsif (a = '1' and b = '1') then c <= '0'; e n d
i f ; e n d p r o c e s s ; end xorg_beh;
Xnor Gate (In Dataflow, behavioral Modeling): library ieee; use

ieee.std_logi c_1164.all; entity
Xnorg is
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
port ( a , b : i n s t d _ l o g i c ; c : o u t s t d _ l o g i c
); end Xnorg; architecture Xnorg_df of Xnorg is -- dataflow modeling using with select signal sel : std_logic_vector(1 downto 0); begin s e l
< =
a & b ; w i t h s e l s e l e c t
c <= 1 w h e n 0 0 , 0 w h e n 0 1 , 0 w h e n
1 0 , 1 w h e n 1 1 , Z w h e n o t h e r s ;
end Xnorg_df; architecture Xnorg_beh of Xnorg is -- behavioral modeling using case end case begin process(a,b) variable v : std_logic_vector(1 downto 0); begin
v : = a & b ; c a s e
v i s
when 00 => c <= 1; when 01 => c <= 0; when 10 => c <= 0; when 11 => c <= 1; when others => c <= Z;
e n d c a s e ; e n d p r o c e s s ; e n d X n o r g _ b e h ;
Test Bench (Applicable to all the logic gates):

library ieee; use ieee.std_logic_1164.all; entity nandg_tst is -- test bench for a nand gate. end nandg_tst; architecture nandg_tst_a of nandg_tst is component Nandg port ( a , b
: i n s t d _ l o g i c ; c : o u t s t d _ l o g i c
); end component; signal a_i ,b_i, c_i : std_logic;
begin
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
nandg_i : nandg port map ( a => a_i, b => b_i, c = > c _ i ) ; p r o c e s s b e g i n a _ i

< = ' 0 ' ; b _ i < = ' 0 ' ;
w a i t f o r 1 0 0 n s ; a _ i < = ' 0 ' ; b _ i < = ' 1 ' ; w a i t f o r 1 0 0 n s ;
a _ i < = ' 1 ' ; b _ i < = ' 0 ' ; w a i t f o r 1 0 0 n s ; a _ i < = ' 1 ' ; b _ i
< = ' 1 ' ; w a i t f o r 1 0 0 n s ; e n d p r o c e s s ;
end nandg_tst_a;
Simulation Waveform:
Nand Gate: Nor Gate: And Gate: Or Gate: Xor Gate: Xnor Gate:
Synthesis (Xor gate):
EDA Tool Name: Fpga Advantage 3.1 Leonardo spectrum Nand Gate: EDA Tool Name: Xilinx Project Navigator 8.1
Synthesis Report (Xilinx project Navigator):

Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
EXPERIEMENT NO. 2
Simulation using all the modeling styles and Synthesis of 1-bit half adder and 1-bit Full adder using VHDL AIM:
Perform Zero Delay Simulation of 1-bit half adder and 1-bit Full adder written in behavioral, dataflow and structural modeling style in VHDL using a Test bench. Then, Synthesize each one of them on two different EDA tools.

Block Diagram: 1-bit Half Adder: Half Adder (1-bit)
A B
Sum Carr y
1-bit Full Adder:

A B
Full Adder (1-bit)

Cin
Su m C ou t
Truth table:
Half Adder:
A 0 0 1
B 0 1 0
Sum 0 1 1
Carry 0 0 0
1
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
Full Adder:
A 0 0 0 0 1 1 1 1
B 0 0 1 1 0 0 1 1
Cin 0 1 0 1 0 1 0 1
Sum 0 1 1 0 1 0 0 1
Cout 0 0 0 1 0 1 1 1
Boolean Equation:
Half Adder: Sum = A Carry = A.B Full Adder: Sum = A B Cin Cout = A.B + A.Cin + B.Cin B
VHDL Code:
Half Adder (Using dataflow, Behavioral Modeling): library ieee; use ieee.std_logic_1164.all; entity ha_1b is port ( a, b : in std_logic; sum, carry : out std_logic ); end ha_1b; architecture ha_1b_df of ha_1b is -- dataflow modeling using with select signal s : std_logic_vector(1 downto 0); begin s <= a & b; with s select
sum <= '0' when "00", '1' when "01", '1' when "10", '0' when "11", 'Z' when others;
with s select
carry <= '0' when "00",
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
'0' when "01", '0' when "10", '1' when "11", ' 0' when others; end ha_1b_ df; architecture ha_1b_df1 of ha_1b is -- simple dataflow modeling using Boolean equation begin
s u m < = a x o r b ; c a r r y < = a a n d b ;
end ha_1b_df1; architecture ha_1b_beh of ha_1b is -- behavioral modeling using if . else begin p r o c e s s ( a ,
b ) b e g i n if (a = '0' and b = '0') then sum <= '0'; carry <= '0'; elsif (a = '0' and b = '1') then sum <= '1'; carry <= '0'; elsif (a = '1' and b = '0') then sum <= '1'; carry <= '0'; elsif (a = '1' and b = '1') then sum <= '0'; c a r r y < = ' 1 ' ; e n d i f ;
e n d p
r o c e s s ; e n d h a _ 1 b _ b e h ;
Full Adder (Using dataflow, Behavioral Modeling, Structural Modeling): library ieee; use ieee.std_logic_1164.all; entity fa_1b is port ( a, b, cin : in std_logic; sum, cout : out std_logic ); end fa_1b; architecture fa_1b_df1 of fa_1b is -- simple dataflow modeling using Boolean equation begin sum <= a xor b xor cin; cout <= (a and b) or (a and cin) or (b and cin); end fa_1b_df1; architecture fa_1b_beh of fa_1b is -- behavioral modeling using case end case
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
b e g i n p r o c e s s ( a , b ) variable v : std_logic_vector(2 downto 0); begin v := a & b & ci n; ca se v is when "000" =>
s u m < = ' 0 ' ; c o u t
< = ' 0 ' ;
when "001" =>

s u m < = ' 1 ' ; c o u t < = ' 0 ' ;
when "010" =>

s u m < = ' 1 ' ; c o u t < = ' 0 ' ;
when "011" =>

s u m < = ' 0 ' ; c o u t < = ' 1 ' ;
when "100" =>

s u m < = ' 1 ' ; c o u t < = ' 0 ' ;
when "101" =>

s u m < =
' 0 ' ; c o u t < = ' 1 ' ;
when "110" =>

s u m < = ' 0 ' ; c o u t < = ' 1 ' ;
when "111" =>

s u m < = ' 1 ' ; c
o u t < = ' 1 ' ;
when others =>

s u m < = ' Z ' ; c o u t < = ' Z ' ; e n d c a s e ; e n d p r o c e s
s ; e n d f a _ 1 b _ b e h ;
architecture fa_1b_str of fa_1b is component ha_1b port (a,b : in std_logi c; sum, carry: out std_logi c );
e n d c o m p o n e n t; c o m p o n e n t o r g
port (
a , b : i n s t d _ l o g i c ; c : o u t s t d _ l o g i c
) ; e n d c o m p o n e n t;
signal s1,s2,s3 : std_logic;
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
begin
ha_1b_i1 : ha_1b port map ( a => a , b => b ,
s u m = > s 1 , c a r r y = > s 2 ) ;
ha_1b_i2 : ha_1b port map ( a => s1 , b => cin ,
s u m = > s u m , c a r r y = >
s 3 ) ; Org_i : org port map ( a => s3, b => s2, c => cout ); end fa_1b_str; architecture fa_1b_mixed of fa_1b is component ha_1b port (a,b : in std_logi c; sum, carry: out std_logi c ); end component; signal s1,s2,s3 : std_logic; begin ha_1b_i : ha_1b port map ( a => a , b => b , sum => s1 , carry => s2 ); --structural modeling
process (s1,cin) -- behavioral modeling begin sum <= s1 xor cin; s 3 <= s1 an d ci n; en d pr oc es s; cout <= s2 or s3; -dataflow modeling end fa_1b_mixed;
VHDL Test Bench:

H a l f
A d d e r :
l i b r a r y
i e e e ;
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
use ieee.std_logic_1164.all; entity ha_1b_tst is -- test bench for a 1-bit Half adder. end ha_1b_tst; architecture ha_1b_tst_a of ha_1b_tst is component ha_1b port (a, b : in std_logic; sum, carry : out std_logic ) ; end component; signal a_i ,b_i, sum_i,carry_i : std_logic; begin nandg_i : ha_1b port map ( a => a_i, b => b_i, s u m = > s u m _i , c a r r y = > c a r r y _i );
p r o
c e s s b e g i n
a _ i < = ' 0 ' ; b _ i < = ' 0 ' ; w a i t f o r 1 0 0 n s ; a _ i < =
' 0 ' ; b _ i < = ' 1 ' ; w a i t f o r 1 0 0 n s ; a _ i < = ' 1 ' ; b _ i < = ' 0 '
; w a i t f o r 1 0 0 n s ; a _ i < = ' 1 ' ; b _ i < = ' 1 ' ; w a i t f o r 1 0 0 n
s ; e n d p r o c e s s ;
end ha_1b_tst_a; Full Adder: library ieee; use ieee.std_logic_1164.all; entity fa_1b_tst is -- test bench for a 1-bit Full adder end fa_1b_tst; architecture fa_1b_tst_a of fa_1b_tst is component fa_1b port ( a, b, cin : in std_logic; sum, cout : out std_logic ) ;
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
end component; signal a_i ,b_i, cin_i, sum_i,carry_i : std_logic; begin fa_1b_i : fa_1b port map ( a => a_i, b => b_i, c i n = > c i n _ i , s u m = > s u m _ i , c o u t = > c a r r y _ i ) ;
p
r o c e s s b e g i n
a _ i < = ' 0 '; b _ i < = ' 0 '; c i n _ i < = ' 0 '; w a it f o r 1 0 0 n s ; a _ i < = ' 0
'; b _ i < = ' 0 '; c i n _ i < = ' 1 '; w a it f o r 1 0 0 n s ; a _ i < = ' 0 '; b _ i < = ' 1 '; c i n _ i < = ' 0 ';
w a it f o r 1 0 0 n s ; a _ i < = ' 0 '; b _ i < = ' 1 '; c i n _ i < = ' 1 '; w a it f o r 1 0 0 n s ; a _ i < = ' 1
'; b _ i < = ' 0 '; c i n _ i < = ' 0 '; w a it f o r 1 0 0 n s ; a _ i < = ' 1 '; b _ i < = ' 0 '; c i n _ i < = ' 1 ';
w a it f o r 1 0 0 n s ; a _ i < = ' 1 '; b _ i < = ' 1 '; c i n _ i < = ' 0 '; w a it f o r 1 0 0 n s ; a _ i < = ' 1
'; b _ i < = ' 1 '; c i n _ i < = ' 1 '; w a it f o r 1 0 0 n s ; e n d p r o c e s s ;
end fa_1b_tst_a;
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
Simulation Waveform: Half Adder:
Full Adder: Synthesis: Half Adder: EDA Tool Name: Fpga Advantage 3.1 Leonardo spectrum
EDA Tool Name: Xilinx Project Navigator 8.1 Full Adder: EDA Tool Name: Fpga Advantage 3.1 Leonardo spectrum
EDA Tool Name: Xilinx Project Navigator 8.1 Synthesis Report (Xilinx Project Navigator):
Full Adder:
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
EXPERIEMENT NO. 3
Simulation using all the modeling styles and Synthesis of 2:1 Multiplexer and 4:1 Multiplexer using VHDL Aim:
Perform Zero Delay Simulation of 2:1 Multiplexer and 4:1 Multiplexer written in behavioral, dataflow and structural modeling style in VHDL using a Test bench. Then, Synthesize each one of them on two different EDA tools.

Block Diagram: 2:1 Multiplexer:

A
B
2:1 Multiplexer
4:1 Multiplexer:
A B C D
4:1 Multiplexer
Y
S1 S0
Prepared By:
parag.vlsi@gmail.com VHDL Lab Manual Dated: 19/05/2011
Truth table:
2:1 Multiplexer: S 0 0 0 0 1 1 1 1 4:1 Multiplexer: A 0 B 0 Y A A 0 0 1 1 0 0 1 1 B 0 1 0 1 0 1 0 1 Y 0 0 1 1 0 1 0 1
0 1 1
1 0 1
B C D
Boolean Equation:
2:1 Multiplexer: Y = A.S + B.S 4:1 Multiplexer: Y = A.S1.S0 + B.S1.S0 + C.S1.S0 + D.S1.S0
VHDL Code:
2:1 Multiplexer ( in dataflow and behavioral modeling style) : library ieee; use ieee.std_logic_1164.all; entity mux21 is
port ( a,b,s
y ); end mux21;
: in std_logic; : out std_logic
architecture mux21_df of mux21 is -- simple dataflow modeling using Boolean equation Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
begin y <= (((not s) and a) or (s and b)); end mux21_df;

architecture mux21_beh of mux21 is -- behavioral modeling using case end case begin process (a,b,s) begin case s is when '0' => y <= a; when '1' => y <= b; when others => y <= 'Z'; end case; end process; end mux21_beh;
architecture mux21_df of mux21 is -- simple dataflow modeling using Boolean begin -- equation y <= a when s = '0' else b; end mux21_df; configuration mux21_c of mux21 is for mux21_beh
end for; end mux21_c;
4:1 Multiplexer( in behavioral, dataflow and structural modeling styles): library ieee; use ieee.std_logic_1164.all; entity mux41 is port ( a,b,c,d,s1,s0 : in std_logic; y : out std_logic ); end mux41; architecture mux41_beh of mux41 is -- simple behavioral modeling using Boolean equation begin process (a,b,c,d,s1,s0) begin Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
y <= ((not s1) and (not s1) and a) or ((not s1) and s0 and b) or (s1 and (not s0) and c) or (s1 and s0 and d);
end process; end mux41_beh;
architecture mux41_beh1 of mux41 is -- behavioral modeling using if elsif end if; begin process (a,b,c,d,s1,s0) begin if (s1 = '0' and s0 = '0') then y <= a; elsif (s1 = '0' and s0 = '1') then y <= b; elsif (s1 = '1' and s0 = '0') then y <= c; elsif (s1 = '1' and s0 = '1') then y <= d; else y<= 'Z'; end if; end process; end mux41_beh1; -- dataflow modeling using with select signal s : std_logic_vector (1 downto 0); begin s <= s1 & s0; with s select y <= a when "00", b when "01", c when "10", d when "11", 'Z' when others; end mux41_df;
architecture mux41_df of mux41 is
architecture mux41_df1 of mux41 is -- dataflow modeling using when .. else signal s : std_logic_vector (1 downto 0); begin s <= s1 & s0; y <= a when s = "00" else b when s = "01" else c when s = "10" else d when s = "11" else 'Z'; end mux41_df1; Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
architecture mux41_str of mux41 is component mux21 port ( a,b,s : in std_logic; y : out std_logic
); end component;
signal con1, con2 : std_logic; begin mux21_i1 : mux21 port map ( a => a , b => b , s => s1 , y => con1 );
mux21_i2 : mux21 port map ( a => c , b => d , s => s1 , y => con2 );
mux21_i3 : mux21 port map ( a => con1 , b => con2 , s => s0 ,
y => y ); end mux41_str;
VHDL Test Bench:

2:1 Multiplexer:
library ieee; use ieee.std_logic_1164.all;

entity mux21_tst is end mux21_tst;
architecture mux21_tst_a of mux21_tst is component mux21 port (a,b,s : in std_logic; y : out std_logic
); End component;
signal a,b,s,y : std_logic; begin Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
mux21_i : mux21 port map ( a => a, b => b, s => s, y => y );

process begin a <= '0'; b <= '1'; s <= '0';
wait for 100 ns; s <= '1';

wait for 100 ns; end process;
end mux21_tst_a;
4: 1 Multiplexer:

entity mux41_tst is end mux41_tst;
architecture mux41_tst_a of mux41_tst is component mux41 port ( a,b,c,d,s1,s0 : in std_logic; y : out std_logic
); end component;
signal a,b,c,d,s1,s0,y : std_logic; begin mux41_tst_i : mux41 port map ( a, b, c, d, s1, s0, y ); -- positional association
process begin a <= '0'; b <= '1'; c <= '1'; d <= '0'; s1 <= '0'; s0 <= '0';
wait for 100 ns; s1 <= '0'; s0 <= '1'; wait for 100 ns; Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
s1 <= '1'; s0 <= '0'; wait for 100 ns; s1 <= '1'; s0 <= '1';
wait for 100 ns; end process;
end mux41_tst_a;
Synthesis: 2 :1 Multiplexer: EDA Tool Name: Fpga Advantage 3.1 Leonardo spectrum
EDA Tool Name: Xilinx Project Navigator 8.1 4 :1 Multiplexer: EDA Tool Name: Fpga Advantage 3.1 Leonardo spectrum
EDA Tool Name: Xilinx Project Navigator 8.1
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
EXPERIEMENT NO. 4
Simulation and Synthesis of 1:4 Demultiplexer using VHDL Aim:
Perform Zero Delay Simulation 1:4 Demultiplexer in VHDL using a Test bench. Then, Synthesize on two different EDA tools.

Block Diagram:
1:4 Demultiplexer
Y
Truth Table:
Input A B C D Select 00 01 10 11 Output Y(0) Y(1) Y(2) Y(3)
Boolean Equation:
Y(3) = A.S.(1).S(0) Y(2) = B.S.(1).S(0) Y(1) = C.S.(1).S(0) Y(0) = D.S.(1).S(0)
Prepared By:
Dated:
VHDL Code:
library ieee; use ieee.std_logic_1164.all; entity demux14 is port ( a : in std_logic; s : in std_logic_vector(1 downto 0); y : out std_logic_vector(3 downto 0) ); end demux14; architecture demux14_df of demux14 is -- dataflow modeling using when . else begin y <= ( a & '0' & '0' & '0') when s = "00" else ('0' & a & '0' & '0') when s = "01" else ('0' & '0' & a & '0') when s = "10" else ('0' & '0' & '0' & a ) when s = "11" else "0000"; end demux14_df; architecture demux14_beh of demux14 is -- behavioral modeling using case .. end case begin
p r o c e s s ( a , s ) b e g i n
case s is
when "00" => y <= ( a & '0' & '0' & '0'); when "01"
=> y <= ('0' & a & '0' & '0'); when "10" => y <= ('0' & '0' & a & '0'); when "11" => y <= ('0' & '0' & '0' & a ); when others => y <= "0000"; e n d c a s e ; e n d p r o c e s s ;
end demux14_beh;
VHDL test bench:

entity de mu x14 _tst is end de mu x14 _tst ;
architecture demux14_tst_a of demux14_tst is component demux14 port ( a : in std_logic; s : in
std_logic_vector(1 downto 0); y : out std_logic_vector(3 downto 0) Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
); end component; signal a : std_logic; signal s : std_logic_vector(1 downto 0); signal y : std_logic_vector(3 downto 0); begin demux14_tst_i : demux14 port map (a,s,y); -- positional association
p r o c e s s b e g i n a
< = ' 1 ' ; s < = " 0 0 " ; w ai t fo r 1 0
0 ns ; s < = " 0 1 "; w ai t fo r 1 0 0 ns ; s < = " 1 0 "; w ai t fo r 1 0 0 ns ; s < = " 11 "; w ai t fo r 1 0 0 ns ;
e n d p ro ce ss ; end demux14_tst_a;
Synthesis:
EDA Tool Name: Fpga Advantage 3.1 Leonardo spectrum
EDA Tool Name: Xilinx Project Navigator 8.1
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
EXPERIEMENT NO. 5
Simulation and Synthesis of 2:4 Decoder using VHDL Aim:
Perform Zero Delay Simulation 2:4 Decoder in VHDL using a Test bench. Then, Synthesize on two different EDA tools.

Block Diagram:
2:4 Decoder
Y
Truth Table:
A 00 01 10 11 Y 0001 0010 0100 1000
Boolean Equation:
Y(0) = A(1). A(0) Y(1) = A(1).A(0) Y(2) = A(1).A(0) Y(3) = A(1). A(0)
Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.)
VHDL Lab Manual
Dated: 19/05/2011
VHDL Code:
library ieee; use ieee.std_logic_1164.all; entity decod24 is port ( a : in std_logic_vector(1 downto 0); y : out std_logic_vector(3 downto 0) ); end decod24; architecture decod24_beh of decod24 is -- behavioral modeling using case end case begin
process(a) begin case a is
when "00" => y <= "0001"; when "01" => y <= "0010"; when "10" => y <= "0100"; when "11" => y <= "1000"; when others => y <= "0000"; end case;
end process; end decod24_beh;
VHDL Test Bench:

entity decod24_tst is end decod24_tst;
architecture decod24_tst_a of decod24_tst is component decod24 port ( a : in std_logic_vector(1 downto 0); y : out std_logic_vector(3 downto 0) ); end component; signal a1 : std_logic_vector(1 downto 0); signal y1 : std_logic_vector(3 downto 0); begin decod24_tst_i : decod24 port map (a1,y1); process Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
begin a1 <= "00"; wait for 100 ns; a1 <= "01"; wait for 100 ns; a1 <= "10"; wait for 100 ns; a1 <= "11"; wait for 100 ns; end process; end decod24_tst_a;
Synthesis: EDA Tool Name: Fpga Advantage 3.1 Leonardo spectrum EDA Tool Name: Xilinx Project Navigator 8.1
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
EXPERIEMENT NO. 6
Simulation and Synthesis of 4:2 Encoder using VHDL Aim:
Perform Zero Delay Simulation 4:2 Encoder in VHDL using a Test bench. Then, Synthesize on two different EDA tools.

Block Diagram:
4:2 Encoder Truth Table:

A 1000 0100 0010 0001 Y 00 01 10 11
Boolean Equation:
Y(1) = A(1) + A(0) Y(0) = A(2) + A(0)
VHDL Code:
library ieee; use ieee.std_logic_1164.all; entity encod42 is port (a : in std_logic_vector(3 downto 0); Prepared By:
Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
y : out std_logic_vector(1 downto 0) ); end encod42; architecture encod42_df of encod42 is begin with a select
y <= "00" when "0001", "01" when "0010", "10" when "0100", "11" when "1000", "00" when others;
end encod42_df;
VHDL Test Bench:

entity encod42_tst is end encod42_tst;
architecture encod42_tst_a of encod42_tst is component encod42 port (a : in std_logic_vector(3 downto 0); y : out std_logic_vector(1 downto 0)
); end component; signal a1 : std_logic_vector(3 downto 0); signal y1 : std_logic_vector(1 downto 0);
begin encod42_i : encod42 port map (a1,y1);

process begin a1 <= "0001"; wait for 100 ns; a1 <= "0010"; wait for 100 ns; a1 <= "0100"; wait for 100 ns; a1 <= "1000"; wait for 100 ns; end process;
end encod42_tst_a; Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
Prepared By:
VHDL Lab Manual
Dated: 19/05/2011
EXPERIEMENT NO. 7
Simulation and Synthesis of 4:2 Priority Encoder using VHDL Aim:
Perform Zero Delay Simulation 4:2 Priority Encoder in VHDL using a Test bench. Then, Synthesize on two different EDA tools.

Block Diagram:
4:2
A
Priority Encoder
Truth Table:
A(3) 0 0 0 1 A(3) 0 0 0 0 0 0 0 1 1 A(2) A(1) 0 0 0 1 1 X X X A(2) A(1) 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 0 0 Prepared By: A(0) 1 X X X A(0) 1 0 1 0 1 0 1 0 1 Y(1) Y(0) 0 0 0 1 1 0 1 1 Y(1) Y(0) 0 0 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 1
VHDL Lab Manual
Dated: 19/05/2011
1 1 1 1 1 1
0 0 1 1 1 1
1 1 0 0 1 1
0 1 0 1 0 1
1 1 1 1 1 1
1 1 1 1 1 1
Boolean Equation:
Y(1) = A(3) + A(2) Y (0) = A(2).A(1) + A(3).A(2) + A(3).A(0)
VHDL Code:
library ieee; use ieee.std_logic_1164.all; entity pri_encod42 is port (a : in std_logic_vector(3 downto 0); y : out std_logic_vector(1 downto 0); valid : out std_logic
) ; en d pri _e nc od 42;
architecture pri_encod42_beh of pri_encod42 is begin

p r o c e s s ( a ) b e
g i n if (a(3) = '1') the ny <= "1 1"; val id <= '1'; elsif ( a ( 2 ) = ' 1 ' ) t h e n y < = " 1 0 " ; v a l i d < = ' 1 '
; elsif ( a ( 1 ) = ' 1 ' ) t h e n y < = " 0 1 " ; v a l i d < = ' 1 ' ; elsif ( a ( 0 ) = ' 1 ' ) t
h e n y < = " 0 0 " ; v a l i d < = ' 1 ' ;
else
y < = " X X " ; v a l i d < = ' 0 ' ; e n
d i f ; e n d p r o c e s s ;
end pri_encod42_beh; Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
VHDL Test Bench:

entity pri_enco d42_tst is end pri_enco d42_tst;
architecture pri_encod42_tst_a of pri_encod42 is component pri_encod42 port (a : in std_logic_vector(3 downto 0); y : out std_logic_vector(1 downto 0) ); end component; signal a : std_logic_vector(3 downto 0); signal y : std_logic_vector3 downto 0); begin pri_encod42_i : pri_encod42 port map (a,y); process begin a
< = 0 0 0 0 w ai t fo r 1 0 0 ns
; a < = 0 0 0 1 ; w ai t fo r 1 0 0 ns ; a < = 0 0 1 0 ; w ai t fo r 1 0 0 ns ; a < = 0 01 1 ; w ai t fo r 1
0 0 ns ; a < = 0 1 0 0 ; w ai t fo r 1 0 0 ns ; a < = 0 1 0 1 ; w ai t fo r 1 0 0 ns ; a < = 01 1 0 ; w ai t
fo r 1 0 0 ns ; a < = 01 11 ; w ai t fo r 1 0 0 ns ; a < = 1 0 0 0 ; w ai t fo r 1 0 0 ns ; a < = 1 0 0 0 ; w
ai t fo r 1 0 0 ns ; a < = 1 0 0 1 ; w ai t fo r 1 0 0 ns ; a < = 1 0 1 0 ; w ai t fo r 1 0 0 ns ; a < = 1 01
1 ; w ai t fo r 1 0 0 ns ; a < = 1 1 0 0 ;
VHDL Lab Manual
Dated: 19/05/2011 w ait fo r 10 0 ns ;a <= 1 10 1 ; w ait fo r 10 0 ns ;a <= 1 11 0 ; w ait fo r 10 0 ns ;a <= 1 11 1 ; w ait fo r 10 0 ns ; en
d pr oc es s; end pri_encod42_tst_a;
Prepared By:
Dated:
EXPERIEMENT NO. 8
Simulation and Synthesis of magnitude comparator 1-bit using VHDL Aim:
Perform Zero Delay Simulation of magnitude comparator 1-bit in VHDL using a Test bench. Then, Synthesize on two different EDA tools.

Block Diagram:
Ag tB Alt B Ae qB
Magnitude Comparator 1-bit
Truth Table:
A 0 0 1 1 B 0 1 0 1 AgtB 0 0 1 0 AltB 0 1 0 0 AeqB 1 0 0 1
Boolean Equation:
AgtB = A.B AltB = A.B AeqB = A.B + A.B
VHDL Code:
library ieee; use ieee.std_logic_1164.all; Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011 use ieee.std_logic_ari th.all; use ieee.std_logic_un signed.all;
entity magcomp1 is port (a,b : in std_logic; agtb, aeqb, altb : out boolean ); end magcomp1; architecture magcomp1_df of magcomp1 is begin
a gt b < = a > b; al tb < = a < b; a e q b < = (a = b) ;
end magcomp1_df;
VHDL Test Bench:

entity magco
mp1_ts t is end magco mp1_ts t;
architecture magcomp1_tst_a of magcomp1_tst is component magcomp1 port (a,b : in std_logic; agtb, aeqb, altb : out boolean );
en d compo nent; signal a,b : std_log ic;
signal agtb, aeqb, altb : boolean; begin magcomp1_i : magcomp1 port map (a,b, agtb, aeqb, altb); process
b e g i n a < = ' 0 ' ; b < = ' 0 ' ;
a it f o r 1 0 0 n s ; a < = ' 0 '; b <= '1'; w a it f o r 1 0 0 n s ; a < = ' 1 '; b <= '0'; w a it f o r 1 0 0 n s ; a < = '
1 '; b <= '1'; Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
w a it f o r 1 0 0 n s; e n d p r o c e s s;
end magcomp1_tst_a;
Prepared By:
Dated:
EXPERIEMENT NO. 9
Simulation and Synthesis of D latch and D flip flop using VHDL Aim:
Perform Zero Delay Simulation of d latch and d flip flop in VHDL using a Test bench. Then, Synthesize on two different EDA tools.

VHDL Code:
D-latch: library ieee; use ieee.std_logic_1164.all; entity dlatch is
port (d,en,reset : in std_log ic; q : out std_log ic
); end dlatch; architecture dlatch_beh of dlatch is signal s : std_logic;

begin proc ess( d,en ,rese t)
begin if (re
set = 1 ) the ns <= 0 ; elsif (e n = 1 ) th en s <= d; else s < = s ; e n d i f ; q < = s ;

e nd proc ess; end dlatc h_be h;
architecture dlatch_beh1 of dlatch is Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
begin proc ess( d,en ,rese t)
variab le s : std_logi c; begin if (r es et = 1 ) th en s: = 0 ; elsif (e n = 1 ) th en s: = d; else s

: = s ; e n d i
f ; q < = s ;
e nd proc ess; end dlatc h_be h1;
architecture dlatch_beh2 of dlatch is begin proc ess (d,e n,res et) begi n if ( r e s e t = 1 ) t h e n q < = 0 ; elsif
( e n = 1 ) t h e n q < = d ; end if;

e nd proc ess; end dlatc h_be h2;
D-flip flop with asynchronous and synchronous reset: library ieee; use ieee.std_logic_1164.all; entity dff is
port (d,clk,reset : in std_logi c; q : out std_logi c
); end dff; architecture dff_asyncrst_a of dff is begin

pr o c e s s
( c l k , r e s e t ) b e g i n
if (r es et = '1 ') th e n q < = '0 '; elsif( clk'event and clk = '1') then q <= d; Prepared By: Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.) parag.vlsi@gmail.com
VHDL Lab Manual
Dated: 19/05/2011
e n d i f ; e n d p r o c e s s ;
end dff_asyncrst_a; architecture dff_syncrst_a of dff is begin pr o c e s s ( c l k )

b e g i n
if( clk'event and clk = '1') then if (reset = '1') then q
< = ' 0 ' ; e l s e q < = d ; e n d i f ;

e n d i f ; e n d p r o c e s s ;
end dff_syncrst_a;
VHDL Test Bench:

Test
Bench of D-latch: library ieee; use ieee.std_logic_1164.all;

enti ty dl at c h _t st is e n d dl at c h _t st ;
architecture dlatch_tst_a of dlatch_tst is component dlatch

port (d,en,reset : in std_logic; q : out std_logic ) ; e n d c o m p o n e n t;
signal d,en,reset,q :
std_logic; begin dlatch_i : dlatch port map (d,en,reset,q); p r o c e s s b e g i n r e s e t < = ' 1 ' ; e n < = ' 0 ' ; d < = ' 0 ' ;
w a
it f o r 2 0 0 n s; r e s e t < = ' 0 '; e n

< = ' 1 ' ; d < = ' 1 ' ;
PDF to Word

Vlsi Manual New

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Vlsi Manual New

Uploaded by

Copyright:

Available Formats

VHDL Lab Manual

FPGA DESIGN FLOW

Design Entry Functional Simulation (Zero Delay)

RTL Model Target Device Libraries (Vender Specific)

Design Constraints Area / Speed

Timing Simulation (Gate + Interconnect Delays)

Libraries (Simprims and Unisims)

VHDL Lab Manual 19/05/2011

FPGA Design Flow for Xilinx

VHDL Lab Manual 19/05/2011

VERILOG HDL/Verilog Code Design Entry Functional Simulation

Synthesis Post Synthesis Simulation

Program onto FPGA

VHDL Lab Manual 19/05/2011

VHDL Lab Manual 19/05/2011

Program onto FPGA

VHDL Lab Manual

Electronics Design Automation Tools used:

And, Nand, Or, Nor, Xor, Xnor

Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.)

parag.vlsi@gmail.com VHDL Lab Manual 1 Xor Gate: A B 0 0 1 1 0 1 0 1 Y 0 1 1 0 1 0

VHDL Code (In different modeling styles):

Or gate(Dataflow, behavioral modeling):

VHDL Lab Manual

'1') then c <= '1';

VHDL Lab Manual

VHDL Lab Manual

Xor gate(Dataflow, behavioral modeling):

Xnor Gate (In Dataflow, behavioral Modeling): library ieee; use

VHDL Lab Manual

Test Bench (Applicable to all the logic gates):

); end component; signal a_i ,b_i, c_i : std_logic;

VHDL Lab Manual

nandg_i : nandg port map ( a => a_i, b => b_i, c = > c _ i ) ; p r o c e s s b e g i n a _ i

w a i t f o r 1 0 0 n s ; a _ i < = ' 0 ' ; b _ i < = ' 1 ' ; w a i t f o r 1 0 0 n s ;

a _ i < = ' 1 ' ; b _ i < = ' 0 ' ; w a i t f o r 1 0 0 n s ; a _ i < = ' 1 ' ; b _ i

< = ' 1 ' ; w a i t f o r 1 0 0 n s ; e n d p r o c e s s ;

Synthesis (Xor gate):

Synthesis Report (Xilinx project Navigator):

VHDL Lab Manual

Electronics Design Automation Tools used:

Block Diagram: 1-bit Half Adder: Half Adder (1-bit)

1-bit Full Adder:

Full Adder (1-bit)

Parag Parandkar Asst. Prof. ECE Dept., CDSE, Indore (M.P.)

VHDL Lab Manual

carry <= '0' when "00",

VHDL Lab Manual

VHDL Lab Manual

< = ' 0 ' ;

when "001" =>

when "010" =>

when "011" =>

when "100" =>

when "101" =>

' 0 ' ; c o u t < = ' 1 ' ;

when "110" =>

when "111" =>

o u t < = ' 1 ' ;

when others =>

signal s1,s2,s3 : std_logic;

VHDL Lab Manual

VHDL Test Bench:

VHDL Lab Manual