You are on page 1of 11

1

Multiple Choice Questions


1. An Integrated chip having more than 1000 gates is called as (a) Small scale integration (b) Medium scale Integration (c) Very large scale integration (d) Large scale Integration

2. In a CMOS IC (a) Only N-channel MOSFET is used (b) Only P-channel MOSFET is used (c) Both N-channel and P-channel MOSFETs are used (d) Either N-channel or P-channel MOSFET is used

3. Which of the following are true for assembly language (i)Low level (ii) High level (iii) English words (iv) only digits (v) alphanumeric code (a) I & V (b) I & iv (c ) iii & iv (d) I & v

4. In a magnetic tape data storage is (a) Random (b) Either random or sequential (c) Sequential (d) None of the above

2 5. A ROM is a device that contains (a) OR gate only (b) Decoder only (c) Decoder and OR gate (d) Encoder and decoder

6. Intel i860 is a (a) 32-bit OMS microprocessor (b) 32-bit HMOS microprocessor (c) 64-bit RISC microprocessor (d) 8-bit microprocessor

7. The laptop computers displays are of _____ type. (a) Nixie tubes (b) LED (c) CRT (d) LCD

8. ______ is an example of an auxiliary memory (a) RAM (b) Bubble memories (c) ROM (d) EPROM

9. LIFO operation is valid only in the case of (a) RAM (b) ROM (c) Stack (d) EPROM

3 10. The contents of EPROM can be erased by exposing it to (a) Ultra violet light (b) Infra red light (c) Monochrome light (d) Microwaves

11. The stored program concept is developed by (a) Van Neumann (b) Hollerith (c) Aiken (d) Hamming

12. 1K memory device contains_______ number of memory cells (a) 512 (b) 640 (c) 1064 (d) 1024

13. A memory chip organized as the 64x8 has _____ number of storage locations (a) 65536 (b) 65548 (c) 65525 (d) 65575

14. Flash memory is basically a (a) SRAM (b) DRAM (c) EPROM (d) EEPROM

4 15. A 40 bit wide address bus can directly access _____ byte of memory (a) 1 Kilo (b) 1 Mega (c) 1 Giga (d) 1 Tera

16. Which of the following codes has odd parity (a) 10010 (b) 01111 (c) 11110 (d) 01101

17. When a bit of one byte changes, then ________ of that byte must also change (a) Zero (b) Nonparty (c) Parity (d) Carry

18. Which of the following registers is of bit operations? i) IP ii) P2 iii) TMOD iv) SBUF v) SP

(a) ii, iv, v only (b) i, ii only (c) i, v only (d) iii, ii only

19.The 8051 Microcontroller is of ___pins and ______ processor. (a) 30, 1byte (b) 20, 1 byte (c) 40, 8 byte (d) 40, 8 bit

5
20. The SP is of ___ wide register. And this may be defined anywhere in the ______. (a)8 byte, on-chip 128 byte RAM. (b) 8 bit, on chip 128 byte RAM. (c) 8 bit, on chip 256 byte RAM. (d) 16 bit, on-chip 128 byte ROM

21. After reset, SP register is initialized to_________ address. (a) 8H (b) 7H (c) 9H (d) 6H

22. ________ is the address range of SFR Register bank. (a) 00H-77H (b) 80H-FFH (c) 40H-80H (d) 80H-7FH

23. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices.

(a) EA, high, internal, external (b) EA, low, internal, external (c) EA, high, external, internal (d) EA, low, external, internal

24.In BCD, each decimal digit is represented by _____ bits of binary code. (a) 5 (b) 2 (c) 3 (d) 4

6 25. A parity checker can be employed to detect __ bit error (a) one (b) Two (c) Three (d) Four

26. The ______symbol represents the ASCII code 100 0000. (a) * (b) + (c) # (d) @

27. The ASCII is a ______ bit code (a) Two (b) Four (c) Seven (d) Eight

28.The binary bit representation of hexadecimal number EF is (a) 11111110 (b) 11101110 (c) 11101101 (d) 11101111

29.Which of the following is an invalid count for a BCD counter (a) 0010 (b) 1100 (c) 0101 (d) 1000

30. The resolution of a 5-bit digital to analog converter is _____ (a) 4.23 % (b) 2.23 % (c) 3.32 % (d) 3.23 %

31.The fastest analog to digital converter is (a) Ramp conversion (b) Parallel conversion (c) Successive approximation (d) Dual slope integration

32. A counter that counts in binary from 0000 to 1001 is _______ (a) Binary counter (b) Mod-10 counter (c) Decade counter (d) BCD counter

33. Interfacing LCD with 8051 _____ data lines are used along with the _____ signals. (a) 6, RS, RW (b) 8, RS, EN, RW (c) 5, RW, EN (d) 9, RS, EN, RW

34. Resolution of ADC is defined as _______ (a) 1/ (2N 1)


N

(b) 1/ (2 -1)
N

(c) 2 -1 (d) 2N-1

8
35. During interface LCD to a microcontroller _______ line will instruct the LCD that microcontroller is sending data.

(a) DB0
(b) RW (c) EN (d) RS

36. _______ pin of port 3 has an alternative function as write control signal for external data memory. (a) P3.8 (b) P3.6 (c) P3.3 (d) P3.1

37. An interrupt in which the extended device supplies the address as well as the interrupt request is (a) Vectored interrupt (b) Non Vectored interrupt (c) Maskable interrupt (d) I/O interrupt

38. ____bit of TMOD configure timer as a timer or counter.

i) TMOD.6 of C/T for timer 1 ii) TMOD.6 of C/T for timer 0 iii) TMOD.2 of C/T for timer 0 iv) TMOD.2 of C/T for timer 1 (a) i, ii (b) ii, iv (c) i, iii (d) iii, iv

9 39.The process in which a computer based on microprogramming principle made to execute the instruction of another computer is called as (a) Protection (b) Transformation (c) Emulation (d) Pipelining

40. In 8051 ____ interrupt has highest priority. (a) IE1 (b) TF1 (c) TF0 (d) IE0

41. In 8051 an external interrupt 1 vector address is of ________ and causes of interrupt if ____.

(a) 000BH, a high to low transition on pin INT1 (b) 0013H, a high to low transition on pin INT1 (c) 001BH, a low to high transition on pin INT1 (d) 0023H, a low to high transition on pin INT1

42. _______ are the Address (SFR) for TCON, SCON, SBUF, PCON and PSW respectively. (a) 98H, 99H, 87H, 88H, 0D0H (b) 0D0H, 87H, 88H, 99H, 98H (c) 87H, 88H, 0D0H, 98H, 99H (d) 88H, 98H, 99H, 87H, 0D0H.

43. Serial port interrupt is generated, if ____ bits are set (a) IE (b) RI, TI (c) RI, IE (d) IP, TI

10

44. Serial port vector address is of _______and causes an interrupt when ________.

(a) 0013H, either TI or RI flag is set (b) 0023H, either TI or RI flag is set (c)0023H, either TI or RI flag is reset (d) 0013H, either TI or RI flag is reset

45. In serial communication modes, mode 1 the Baud rate =


SMOD

(a) BR=2 (b) BR=2

/32 * (Timer 0 over flow rate)


SMOD

/32 * (Timer 1 over flow rate) /16 * (Timer 1 over flow rate)

SMOD

(c) BR=2 (d) BR=2

SMOD

/16 * (Timer 0 over flow rate)

46. When operated in mode 2, 8255 supplies _____ number of hand shake signals (a) 3 (b) 5 (c) 4 (d) 6

47. _______ Ports of 8255 supports bi-directional data transfer function (a) Port-A (b) Port-B (c) Port-C upper (d) Port-C lower

11 48. A thermistor has _______ temperature coefficient of resistance (a)Positive (b)Zero (c)Negative (d)Either positive or negative

49. The borometers are used for the measurement of (a)Temperature (b)Low pressure (c)Atmospheric pressure (d)High current

50. The phenomenon of conversion of electrical energy to light energy is known as_____ (a) Photo resistive (b)Electro luminance (c )Photo conductive (d)Photo voltaic

You might also like