Professional Documents
Culture Documents
SSIRI 2010
Outline
Motivation Background Model for CSMA/CD Protocol Verification Properties and Experimental Results Conclusion & Future Works
SSIRI 2010
Motivation
Real-time systems are mission critical; Potential causes to real-time systems:
-Environmental conditions, human errors etc.
No guarantee!
Outline
Motivation Background
- Timed extension for CSP# - Timed refinement checking - The CSMA/CD protocol
Model for CSMA/CD Protocol Verification & Results Conclusion & Future Works
SSIRI 2010
P = Stop | Skip primitives | e -> P event prefixing |P [] Q | P<>Q general choice | P; Q sequential composition | P ||Q parallel composition | Wait[d] delay | P timeout[d] Q timeout | P interrupt[d] Q timed interrupt | P within[d] react within some time | P waituntil[d] wait until | P deadline[d] deadline
SSIRI 2010 5
SSIRI 2010
Busy
Collision Detected
Abort Transmission
Outline
Motivation Background Model for CSMA/CD Protocol Verification Properties and Experimental Results Conclusion & Future Works
SSIRI 2010
SSIRI 2010
Global Definition
Idle
Active Bus Behavior Active1
Collision
SSIRI 2010
12
CSMACD Process
CSMACD = (|||x :{0..N-1}@WaitFor(x))|||Idle;
SSIRI 2010 13
Outline
Motivation Background Model for CSMA/CD Protocol Verification Properties and Experimental Results Conclusion & Future Works
SSIRI 2010
14
Verification Properties
Deadlock Freeness (P0) Timed Divergence-free (P1) Collision detection in a given bounded delay (P2)
Use refinement model checking techniques Build a model Spec which satisfies the property, then check whether CSMACD model satisfies Spec or not
SSIRI 2010
15
Experimental Results
Property P0 P0 P0 P0 P0 P0 P0 P1 P1 P1 P1 P1 P1 P1 P2 P2 P2 P2 P2 P2 P2 No. of Senders 4 5 6 7 8 9 10 4 5 6 7 8 9 10 4 5 6 7 8 9 10 Result Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes #States 787 2789 8851 26109 73123 196997 514915 787 2789 8851 26109 73123 196997 514915 787 2789 8851 26109 73123 196997 514915 #Transition s 1075 3847 12227 35991 100419 269319 700611 1075 3847 12227 35991 100419 269319 700611 1075 3847 12227 35991 100419 269319 700611 Time(sec) 0.20 0.60 2.28 8.43 31.03 108.69 361.58 0.17 0.66 2.53 9.79 35.69 123.24 407.12 0.20 0.90 3.69 14.74 55.38 196.35 655.3
Testbed is a computer with 2.33GHz Intel(R) core(TM)2 Duo CPU and 3.25GB memory.
SSIRI 2010
17
Outline
Motivation Background Model for CSMA/CD Protocol Verification Properties and Experimental Results Conclusion & Future Works
SSIRI 2010
18
Conclusion
Specify a formal model for CSMA/CD protocol Verify the properties using PAT
SSIRI 2010
19
SSIRI 2010
20
SSIRI 2010
21