You are on page 1of 5

FLIP-FLOPS

Flip-flops (FFs) are devices used in the digital field for a variety of purposes. When
properly connected, flip-flops may be used to store data temporarily, to multiply or
divide, to count operations, or to receive and transfer information.
Flip-flops are bistable devices. The types used in digital equipment are identified by the
inputs. They may have from two up to five inputs depending on the type. They are all
common in one respect. They have two, and only two, distinct output states. The outputs
are normally labeled Q and Q' and should always be complementary. When Q = 1, then Q
= 0 and vice versa. A flip-flop circuit can be constructed from two NAND gates or two
NOR gates.
There are four types of FFs that are common to digital equipment, R-S, D, T, and J-K
FFs.
R-S FLIP-FLOP
The R-S FF is used to temporarily hold or store information until it is needed. A single RS FF will store one binary digit, either a 1 or a 0. Storing a four-digit binary number
would require four R-S FFs.
The flip-flop in Figure 1 has two useful states. When Q=1 and Q'=0, it is in the set state
(or 1-state). When Q=0 and Q'=1, it is in the clear state (or 0-state). The outputs Q and Q'
are complements of each other and are referred to as the normal and complement outputs,
respectively. The binary state of the flip-flop is taken to be the value of the normal output.
When a 1 is applied to both the set and reset inputs of the flip-flop in Figure 1, both Q
and Q' outputs go to 0. This condition violates the fact that both outputs are complements
of each other. In normal operation this condition must be avoided by making sure that 1's
are not applied to both inputs simultaneously.
S
1
0
0
0
1

R
0
0
1
0
1

Q
1
1
0
0
0

Q'
0
0
1
1
0

Set
Previous condition
Reset
Previous condition
Jammed

(b) Truth table

(a) Logic diagram


Figure 1. Basic flip-flop circuit with NOR gates

S
1
1
0
1
0

R
0
1
1
1
0

Q
0
0
1
1
1

Q'
1
1
0
0
1

Reset
Previous condition
Set
Previous condition
Jammed

(a) Logic diagram


(b) Truth table

(c) Graphical Symbol


Figure 2. Basic flip-flop circuit with NAND gates
The NAND basic flip-flop circuit in Figure 2(a) operates with inputs normally at 1 unless
the state of the flip-flop has to be changed. A 0 applied momentarily to the set input
causes Q to go to 1 and Q' to go to 0, putting the flip-flop in the set state. When both
inputs go to 0, both outputs go to 1. This condition should be avoided in normal
operation.

D Flip-Flop
The D flip-flop shown in Figure 3 is a modification of the clocked SR flip-flop. The D
input goes directly into the S input and the complement of the D input goes to the R
input. The D input is sampled during the occurrence of a clock pulse. If it is 1, the flipflop is switched to the set state (unless it was already set). If it is 0, the flip-flop switches
to the clear state.

(a) Logic diagram with NAND gates

(b) Graphical symbol

(c) Transition table

Figure 3. Clocked D flip-flop

TOGGLE FLIP-FLOP
The toggle, or T, flip-flop is a bistable device that changes state on command from a
common input terminal.

(b) Graphical symbol, where > is the


clock input, T is the toggle input and Q
is the stored data output.
(a) Logic diagram

(c) Transition table


Figure 4. Clocked T flip-flop

J-K FLIP-FLOP
The J-K FF is the most widely used FF because of its versatility. When properly used it
may perform the function of an R-S, T, or D FF.

(b) Graphical symbol, where > is the


clock input, J and K are data inputs, Q is
the stored data output, and Q' is the
inverse of Q.

(a) Logic diagram

(c) Transition table


Figure 5. Clocked JK flip-flop

You might also like