Professional Documents
Culture Documents
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 12, DECEMBER 1998
A 900-MHz/1.8-GHz CMOS
Receiver for Dual-Band Applications
Stephen Wu and Behzad Razavi
Abstract A dual-band receiver employs the Weaver architecture with two tuned radio-frequency stages and a common
intermediate-frequency stage to allow operation with 900-MHz
and 1.8-GHz standards while using only two oscillators. Fabricated in a digital 0.6-m CMOS technology, the receiver achieves
an overall noise figure of 4.7 dB and input third intercept point
of 08 dBm at 900 MHz, and 4.9 dB and 06 dBm at 1.8 GHz.
The voltage gain is 23 dB with a power dissipation of 75 mW
from a 3-V supply.
TABLE I
SYSTEM CHARACTERISTICS OF THE GSM AND DCS1800 WIRELESS STANDARDS
I. INTRODUCTION
2179
B. Weaver Architecture
The Weaver architecture [5], originally invented as an
alternative to Hartleys single-sideband modulator, can also
serve as an image-reject receiver. Recently utilized in [6] and
[7], the architecture is shown in Fig. 3 in simplified form. The
circuit performs two consecutive quadrature downconversion
operations on the signal and the image such that if the final
outputs are subtracted, the signal is obtained and the image is
suppressed; and if they are added, the reverse occurs.
The Weaver approach is also sensitive to mismatches, but
network, thereby achievit avoids the use of an
ing greater image rejection despite process and temperature
variations.
An important issue in the Weaver architecture is the secondary image [4]. If the second downconversion translates the
signal spectrum to a nonzero center frequency, an unwanted
band may fall into the desired channel. Illustrated in Fig. 4,
this effect constrains the choice of the second LO frequency.
For example, in [7], the IF spectrum is translated to dc so as to
eliminate the problem. We return to this issue in Section IV.
IV. DUAL-BAND RECEIVER ARCHITECTURE
Recall from Section III that the Weaver architecture (and
also the Hartley architecture) can yield the signal or the image
depending on whether the final results are added or subtracted
(Fig. 5). The fact that addition or subtraction of the outputs
in Fig. 5 can select or reject two bands symmetrically located
provides the foundation for this work.
around
Fig. 6 depicts the dual-band receiver architecture. The signal
received by the antenna in each band is applied to a duplexer
filter to perform band selection. Subsequently, a low-noise
amplifier (LNA) and two quadrature mixers boost and translate
the signal to an IF of 450 MHz. The results of the two bands
2180
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 12, DECEMBER 1998
2181
B. LNA/Mixer Interface
The interface between the LNA and the mixer merits
particular attention. As shown in Fig. 10, to achieve a welldefined bias current in the mixer, the LNA incorporates
with diode-connected devices
and
the dc load
Neglecting the dc drop across , we note that
Thus, proper ratioing of
and
with respect
and
defines
as a multiple of
Capacitor
to
provides an ac ground at the source of
so that the output
does not degrade the
resistance of
of
Realized as an NMOS transistor,
consists of a
large number of gate fingers to reduce the channel resistance,
achieving a of greater than 30 at the frequency of interest.
In contrast to ac coupling techniques, the above approach
incurs no signal loss, but it consumes some voltage headroom.
can serve as the current source for another
Interestingly,
circuit, e.g., an oscillator, thus reusing the bias current of the
LNA.
C. IF Mixer
The differential output of the RF mixers in Fig. 10 is
capacitively coupled to the input port of the IF mixers,
allowing independent biasing. With an overall voltage gain of
about 26 dB in the LNA and the RF mixers, the nonlinearity of
the IF mixers tends to limit the performance of the receiver.
To this end, we note that a differential pair with a constant
tail current [Fig. 11(a)] exhibits higher third-order nonlinearity
2182
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 12, DECEMBER 1998
(a)
(b)
Fig. 11. Differential pairs with (a) constant tail current and (b) grounded
sources.
Fig. 12.
(a)
Drawing
multiplexer , and a switching quad
and
are sized to sustain an
a drain current of 1 mA,
of
overdrive voltage of 500 mV, thereby achieving an
(equivalent to 18 dBm in a 50approximately 1.77 V
interface). The low transconductance of
and
together
with voltage headroom limitations ultimately results in a slight
voltage conversion loss (about 2 dB) in the IF mixer.
(b)
Fig. 14. Spurious components downconverted to baseband. (a) Effect of
in-band interference and (b) most significant spur combinations.
Fig. 15.
2183
2184
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 12, DECEMBER 1998
TABLE II
EXPERIMENTAL RESULTS FOR DUAL-BAND RECEIVER
Fig. 18.
Fig. 19.
2185
REFERENCES
[1] T. Antes and C. Conkling, RF chip set fits multimode cellular/PCS
handsets, Microwaves RF, pp. 177186, Dec. 1996.
[2] S. Wu and B. Razavi, A 900-MHz/1.8-GHz CMOS receiver for dual
band applications, in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 124125.
[3] R. Hartley, Modulation system, U.S. Patent 1 666 206, Apr. 1928.
[4] B. Razavi, RF Microelectronics, Englewood Cliffs, NJ: Prentice-Hall,
1998.
[5] D. K. Weaver, Jr., A third method of generation and detection of
single-sideband signals, Proc. IRE, pp. 17031705, June 1956.
[6] T. Okanobu, D. Yamazaki, and C. Nishi, A new radio receiver system
for personal communications, IEEE Trans. Consumer Electron., vol.
41, pp. 795802, Aug. 1995.
[7] J. C. Rudell et al., A 1.9 GHz wide-band IF double conversion CMOS
integrated receiver for cordless telephone applications, in ISSCC Dig.
Tech. Papers, Feb. 1997, pp. 304305.
[8] B. Razavi, Design considerations for direct-conversion receivers,
IEEE Trans. Circuits Syst. II, vol. 44, pp. 428435, June 1997.
[9] A. A. Abidi, Direct-conversion radio transceivers for digital communications, IEEE J. Solid-State Circuits, vol. 30, pp. 13991410, Dec.
1995.
[10] D. K. Shaeffer and T. H. Lee, A 1.5V, 1.5GHz CMOS low noise
amplifier, in Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp.
3233.
integrated inductors for
[11] R. B. Merill et al., Optimization of high
multi-level metal CMOS, in Proc. IEDM, Dec. 1995, pp. 38.7.138.7.4.
[12] A. Rofougaran et al., A 1-GHz CMOS front end IC for a directconversion wireless receiver, IEEE J. Solid-State Circuits, vol. 31, pp.
88089, July 1996.
[13] B. Razavi, A 900-MHz/1.8-GHz CMOS transmitter for dual-band
applications, in Symp. VLSI Circuits Dig. Tech. Papers, June 1998,
pp. 128131.
Behzad Razavi received the B.Sc. degree in electrical engineering from Tehran (Sharif) University of
Technology, Tehran, Iran, in 1985 and the M.Sc.
and Ph.D. degrees in electrical engineering from
Stanford University, Stanford, CA, in 1988 and
1992, respectively.
He was with AT&T Bell Laboratories, Holmdel,
NJ, and subsequently Hewlett-Packard Laboratories,
Palo Alto, CA. Since 1996, he has been an Associate
Professor of electrical engineering at the University
of California, Los Angeles. His current research
includes wireless transceivers, frequency synthesizers, phase-locking and
clock recovery for high-speed data communications, and data converters. He
was an Adjunct Professor at Princeton University, Princeton, NJ, from 1992
to 1994 and at Stanford University in 1995. He is the author of Principles
of Data Conversion System Design (New York: IEEE Press, 1995) and RF
Microelectronics (Englewood Cliffs, NJ: Prentice-Hall, 1998) and the editor
of Monolithic Phase-Locked Loops and Clock Recovery Circuits (New York:
IEEE Press, 1996).
Prof. Razavi is a member of the Technical Program Committees of the
Symposium on VLSI Circuits and the International Solid-State Circuits
Conference, of which he is the Chair of the Analog Subcommittee. He has also
been a Guest Editor and Associate Editor of the IEEE JOURNAL OF SOLID-STATE
CIRCUITS and International Journal of High Speed Electronics. He received the
Beatrice Winner Award for Editorial Excellence at the 1994 ISSCC, the Best
Paper Award at the 1994 European Solid-State Circuits Conference, the Best
Panel Award at the 1995 and 1997 ISSCC, and the TRW Innovative Teaching
Award in 1997.