Professional Documents
Culture Documents
Introductions,
I d i course mechanics
h i
Course overview
Digital
g signaling
g g
6 111 L
6.111 Labkit
bkit
Combinational logic CIMstaff:
6M-gate FPGA +
JaneConnor
4 Handouts: slides, LP #1, safety info, info form JessieStickgoldSarah audio + video +
memories
m m +
Lecture material: Prof Anantha Chandrakasan and Dr. Chris Terman.
Pl
Please readd Course
C FinalProject
info to get oriented 35%
AND OR NOT 0
0
1
0
0
0
0 1
1
+
0 0 0
0 0
0 1 0 1
1 1 Lee de Forest, 1906
1 1
0
0
0
1 1 0 Digital
1
1
1
1
Electronics
1 1
u if
But fw
we build
u p processing
ng elements
m n to m manipulate
n pu these
ENIAC, 1946
First Transistor 4004, 1971 signals we must use non-ideal components in real-world
Bell Labs, 1948 environments, so some amount of error (aka noise) is
Processing introduced. The error comes from component
Element tolerances electrical phenomenon (e.g.,
tolerances, (e g IR and LdI/dt
effects), transmission losses, thermal noise, etc. Facts
of life that cant be avoided
Hardware structures can be modeled effectively in either Understand what constructs are used in simulation vs. hardware mapping
VHDL and Verilog.
Verilog Verilog is similar to c and a bit easier to learn
learn.
Discrete time
Keep
p in mind that the world is not digital,
g , we would simply
p y like to
So we dont look engineer it to behave that way. Furthermore, we must use real
while its changing physical phenomena to implement digital designs!
6.111 Fall 2012 Lecture 1 19 6.111 Fall 2012 Lecture 1 20
Digital Signaling: sending Digital Signaling: receiving
To ensure we can distinguish signal from noise, well encode Since the channel/wire is imperfect and we will use non-ideal
information using a fixed set of discrete values called symbols. components in the receiver, we require the receiver to accept a
(larger) range of analog values for each symbol.
Given a bound N on the size of possible errors, if the analog
A B C D E
representations for the symbols are chosen to be at least 2N apart, we
should be able to detect and eliminate errors of up to N.N. -N
N +N
N -N
N +N
N -N
N +N
N -N
N +N
N -N
N +N
N
A B C D E RCV
-N +N -N +N -N +N -N +N -N +N
IDEAL
forbidden zones
Since we will use non-ideal components in the sender, we allow
each transmitted symbol to be represented by a (small) range of To avoid hard-to-make
hard to make decisions at the boundaries between
analog values. symbol representations, insert a forbidden zone between
A B C D E symbols so that some ranges of received values are not required
-N +N -N +N -N +N -N +N -N +N to be mapped to a specific symbol.
symbol
SEND
Noise Margins
6.111 Fall 2012 Lecture 1 23 6.111 Fall 2012 Lecture 1 24
Digital Signaling Specification Sample DC (signaling) Specification
Polysilicon
MOSFETs (metal-oxide-semiconductor
(metal oxide semiconductor field-effect
field effect transistors) are
four-terminal voltage-controlled switches. Current flows between the Diffusion
diffusion terminals if the voltage on the gate terminal is large enough
to create a conducting channel, otherwise the mosfet is off and the
diffusion terminals are not connected.
Mosfet (under polysilicon gate)
If tCD is not
VOL VOL p
specified,, safe to
assume its 0.