Professional Documents
Culture Documents
by
STMicroelectronics STATS
*STATS ChipPAC
ChipPAC Ltd. **Infineon Technologies AG,
Ltd.
629 Lorong 4/6 10 Ang Mo Kio Street 65
10 Ang Mo Kio Street 168 Kallang Way
Toa Payoh #05-17/20Techpoint
65 #05-17/20 Techpoint Singapore 349253
Singapore 319521 Singapore
Singapore 569059569059
INTRODUCTION
Integrated Circuits fabricated on silicon is assembled in
different forms of electronic packages and are used
extensively in electronic products such as personal, portable,
healthcare, entertainment, industrial, automotive,
environmental and security systems. Current and future
demands of these electronic systems in terms of performance,
power consumption, reliable system at a reasonable cost are
met by developing advanced/appropriate silicon process
technology, innovative packaging solutions with use of chip-
package-system co-design, low cost materials, advanced
assembly and reliable interconnect technologies. In this
article packaging evolution for hand held application is Figure 1. Driving force for wafer level packaging
discussed with special focus on next generation chip
embedding technology called eWLB in detail.
One of the most well known examples of a fan-out WLP
In just one decade hand phone has transformed from a structure is eWLB technology by Infineon Technologies AG.
simple communication device into more complex system This technology uses a combination of front- and back-end
integrating features that allow customers to use it as a manufacturing techniques with parallel processing of all the
multipurpose gadget. The carrier technology has jumped from chips on a wafer, which can greatly reduce manufacturing
1G to 3G, changing at the rate of every two years and with costs. Its benefits include a smaller package footprint
room for potential growth with global adoption. Moving
978-1-4244-8561-1/10/$26.00 2010 IEEE 2010 12th Electronics Packaging Technology Conference
520
compared to conventional leadframe or laminate packages,
medium to high I/O count, maximum connection density, as
well as desirable electrical and thermal performance. It also
offers a high-performance, power-efficient solution for the
wireless market.[2]
Figure 2. Comparison of FI-WLP and eWLB (FO-WLP) eWLB, meanwhile, is a fan-out process. The die is
surrounded by a suitable material, which spreads the package
footprint outside the die. Tested good dice are embedded in an
eWLB TECHNOLOGY artificial plastic wafer (reconstituted wafer) using a wafer
eWLB technology is addressing a wide range of factors. At level molding technique. Front end isolation and metallization
one end of the spectrum is the packaging cost along with processes are then used to fan-out the interconnections to the
testing costs. Alongside these are physical constraints such as surrounding area with lithography and patterning wafer level
its footprint and height. Other parameters that were considered processes. Again, solder balls are applied and parallel testing
during the development phase included I/O density, a is performed on wafer. The reconstituted wafer is then sawn
particular challenge for small chips with a high pin count; the into individual units, which are packed and shipped. With the
need to accommodate systems in package (SiP) approaches, fan-in approach, the number of interconnects and their pitch
thermal issues related to power consumption and the device's must be adapted to the chip's size. eWLB, by contrast,
electrical performance (including electrical parasitic and supports a fan out area which is adaptable and which has no
operating frequency). restriction on ball pitch.
Advantage of eWLB
Next generation variations of the eWLB enabling two or
more layers of routing, expanding the package size to
12x12mm, allowing for thinner packages, side by side chips
within the eWLB, and eventually double sided Package on
Package (PoP) eWLB are being jointly developed with our
technology partners for introduction in the near future.
The current BGA package technology is limited by the
organic substrate capability. Moving to eWLB helps
Figure 3. eWLB wafer after packaging with
overcome such limitations and also simplifies the supply
reconstitution, RDL and backend processes.
chain. Building the routing layers on package itself allows
for higher integration and routing density with less metal
The obvious solution to the challenges was some form of layers. eWLB is a next generation platform that will support
WLP. But two choices presented themselves: fan-in or fan- future integration, particularly for wireless devices and this
out. Fan-in WLP is an interconnection system processed packaging technology has a number of important features.
directly on the wafer and compatible with motherboard Transition to eWLB packaging technology enables a
technology pitch requirements. It combines conventional significant reduction in recurring costs by eliminating the need
front- and back-end manufacturing techniques, with parallel for tool up of expensive substrates.
processing of all chips. There are three stages in the process. BGA packaging also faces a challenge with technology
Additional fab steps create an interconnection system on each nodes beyond 65nm as the device performance density drives
die, with a footprint smaller than the die. Solder balls are then the need for flip chip. But advanced flip chip nodes drive fine
applied and parallel testing is performed on the wafer. Finally, pitch combined with weaker low-k dielectric structures
wafers are sawn into individual units, which are used directly resulting in flip chip packages that has narrow process margin.
on the motherboard without the need for interposers or In addition, there is a big trend in being environmentally
underfill. The eWLB approach should not be confused with friendly, driving lead free and halogen free, or green, material
bumped flip chip devices which have a finer pitch, smaller sets. With ultra low-k and interconnects pitch becoming
bumps and hence need underfill. smaller and smaller and with the shift to lead free materials,
the technical limitations faced by the packaging industry are
becoming more challenging. eWLB technology provides a
(c) (b)
Table 1. Package Level Reliability Results of next Warpage Behavior with Temperature Profile
generation eWLB packages. Among the 3D technologies, Package-on-Package (PoP) is
Condition Status increasingly becoming mainstream due to its flexibility of
MSL1 MSL1, 260C combination and sourcing. The top package to be stacked
- Pass using solder ball interconnects. For successful package on
JEDEC-J-STD-020D Reflow (3x)
Temperature Cycling (TC) package stacking with high assembly yield, warpage of both
after Precon -40C to 125C 1000x Pass the top and the bottom package are critical. If the warpage is
JESD22-A104 too large, open solder joints may occur between the bottom
HAST (w/o bias) after package and motherboard, or between the bottom package and
Precon 130C / 85% RH 96hrs Pass top package. Not only is the warpage at room temperature a
JESD22-A118 concern for co-planarity measurement as a control, but
High Temperature Storage warpage at solder reflow temperatures (up to 260C for lead-
(HTS) 150C 1000h Pass free solder) should also be considered since open solder joints
JESD22-A103 occur during solder solidification. As a result, warpage control
BST after Multiple Reflow 260C Reflow 20x Pass at both temperature extremes is critical for 3D PoP stacking.
* Tested by ball shear test and O/S test