Professional Documents
Culture Documents
3, MARCH 2003
Abstract—The operation of 1–3 nm thick SOI MOSFETs, in ulations have demonstrated the advantage of DG-MOSFETs
double-gate (DG) mode and single-gate (SG) mode (for either front down to 10 nm and below [9], [18], [19]. Impressive compact
or back channel), is systematically analyzed. Strong interface cou- and analytical models for DG-MOSFETs, which account for
pling and threshold voltage variation, large influence of substrate
depletion underneath the buried oxide, absence of drain current quantum, volume-inversion, short-channel, and nonstatic ef-
transients, degradation in electron mobility are typical effects in fects have been proposed in [20], [21]. Thanks to the excellent
these ultra-thin MOSFETs. The comparison of SG and DG con- control of the potential, it is admitted that DG-MOSFETs will
figurations demonstrates the superiority of DG-MOSFETs: ideal presumably represent the final stages of the Si microelectronics
subthreshold swing and remarkably improved transconductance [6], [9], [18], [20].
(consistently higher than twice the value in SG-MOSFETs). The
experimental data and the difference between SG and DG modes Starting from this postulate, our work is focussed on extreme
is explained by combining classical models with quantum calcula- thickness effects. We first compare the experimental charac-
tions. The key effect in ultimately thin DG-MOSFETs is volume teristics and performance of single-gate (SG) and double-gate
inversion, which primarily leads to an improvement in mobility, (DG) SOI MOSFETs (Section III). Although the transistors are
whereas the total inversion charge is only marginally modified. long, a clear advantage is observed for DG-MOSFETs, which is
Index Terms—Double gate, mobility, MOS transistor, MOSFET, discussed in Section IV, based on self-consistent quantum calcu-
SOI, thin film. lations. The benefits of volume inversion are evaluated in terms
of total charge, average vertical field, and effective mobility.
I. INTRODUCTION
II. TRANSISTOR FABRICATION
Fig. 1. Drain current versus front gate voltage (in weak and strong inversion),
with the back gate bias as a parameter, in a 1-nm-thick SOI MOSFET (V = Fig. 3. Front-channel threshold voltage and subthreshold swing versus back
50 mV, L = 30 m, W = 100 m). gate bias ( - experiment, - - - model; same device as in Fig. 2). The insert shows
schematically the conventional V (V ) curve (Lim and Fossum model).
(1)
(3)
Fig. 4. Threshold voltage and effective mobility as a function of film thickness Fig. 5. Inversion charge concentration as a function of front-gate voltage,
(V = 0 V) . deduced from Shubnikov-de-Haas measurements at low temperature.
thickness of the BOX in (4). The dotted, parallel curves, where is the front channel mobility, and is the mobility
separated by , have been calculated by assuming the degradation factor.
substrate either accumulated or inverted. The effective mobility is available from (6), if the
• The experimental curve does not reach saturation (i.e., inversion charge is determined independently. A widely
) which means that the back interface cannot accepted technique in thin-oxide MOSFETs consists of split
be biased in accumulation. This is so because the corre- measurements [25]. However, the tested devices had
sponding back-gate voltage, , becomes rather thick oxides (i.e., very small capacitance values), so
very large in ultra thin films and cannot be attained before that the conventional equation is still
the failure of the oxide. In other words, the experiment valid. This has been verified by measuring Shubnikov-de-Haas
covers actually just a narrow region (shown by a circle in the oscillations [26], which yield direct and accurate values for the
insert of Fig. 3) of the whole Lim and Fossum curve [22]. density of charge carriers. It is clear from Fig. 5 that, even with
The latter feature explains why the SOI transient effects do two activated gates, the linear relationship is per-
not occur in our devices. In thicker fully-depleted MOSFETs, a fectly obeyed. (This linearity is no longer satisfied in thin-oxide
current undershoot is normally observed when the front gate is MOSFETs, where the split method becomes more
biased in inversion and the back gate is suddenly switched from appropriate.) It follows that equation
depletion to accumulation [1]. The immediate need for majority can be safely utilized to derive (7). Equation (7) then is used
carriers results in a temporary lowering of the front surface po- to construct the function from which the
tential and drain current [24]; equilibrium is reached through mobility is extracted [23].
carrier generation mechanisms. An advantage of extremely thin An acceptable value of the electron mobility (210 cm /Vs)
devices is that they do not suffer from such transients, simply is found in 3-nm-thick MOSFETs, which implies that the
because the back interface cannot be driven in accumulation. drastic thinning process has not destroyed the quality of the
For the same reason (i.e., permanent depletion of the back Si-film and interface. However, the density of defects (oxida-
interface), the subthreshold swing (Fig. 3) is rather constant tion-induced stacking faults essentially) does increase during
thinning, hence the carrier mobility decreases in the film and
at both interfaces. The front-channel mobility is a monotonic
function of thickness (Fig. 4): 260 cm /Vs in 5-nm-thick and
mV/dec (5) 650 cm /Vs in 45-nm-thick transistors. A mobility degrada-
tion in 5 nm and 10 nm thick SOI films was also observed by
Mastrapasqua et al. [27].
Note that the poor value of the swing is merely explained by
the use of front and back oxides with comparable thicknesses. We have already seen that the back interface of ultra-thin
Fig. 3 shows a dip in the swing for , which again is films is “permanently” depleted. An interesting consequence
indirectly due to the substrate depletion effect [i.e., apparently is the relative insensitiveness of the transconductance shape
thicker BOX in (5)]. The substrate depletion is directly observ- and mobility value to back gate bias [i.e., more or less parallel
able by probing the back channel and will be clarified in the next curves in Fig. 2(b)]. This is totally different from
paragraph. the case of much thicker films (45 nm), where the back gate
The drain current and transconductance curves of Fig. 2(b) voltage can induce an inverted or an accumulated back channel:
are expressed by as the vertical field increases significantly from inversion to
accumulation, the transconductance peak is reduced by a factor
of two and the curves are qualitatively modified [1].
(6)
The series resistance was evaluated from the depen-
dence of the mobility degradation factor on channel length.
(7)
The estimated value k m is far below the
CRISTOLOVEANU et al.: ULTIMATELY THIN DOUBLE-GATE SOI MOSFETS 833
(8)
Fig. 7. Transconductance versus gate voltage in a 3-nm-thick SOI MOSFET C. Double-Gate Characteristics
operated in DG mode (V '0:8V ) and SG modes (front channel with
V = 0, back channel with V = 0, L = 30 m, V = 50 mV, T = Double-gate operation has been achieved by biasing simul-
300 K). taneously the front and the back gates. The difference in oxide
thickness and threshold voltage has been accounted for by
channel resistance (for the present range of channel lengths taking , where
are the values measured with the opposite gate grounded. This
and gate voltages) and does not alter significantly the elec-
condition guarantees the symmetry of the vertical field at the
trical characteristics. The low series resistance, combined with
two interfaces.
the small value of the oxide capacitance, explains why the
The experimental curves (Fig. 7) reveal a surprisingly large
transconductance degradation is very limited in strong inver-
advantage for DG transistors: the transconductance peak is
sion V . Coefficient tends to increase as the
almost four times higher than for operation in single-gate mode.
back gate bias becomes positive.
Measurements on other ultra-thin devices show that while the
transconductance gain DG/SG is not fully reproducible, it
B. Back-Channel Characteristics always varies between 250% and 400%. The general trends,
The back channel has been probed by varying the substrate which still need to be confirmed with other DG technologies,
(back gate) bias, with the front-gate voltage as a parameter are
(Fig. 6). These curves match the previously discussed • the transconductance decreases more rapidly with gate
front-channel characteristics: strong coupling, linear voltage in DG-MOSFETs, so indicating a larger value of
variation, constant swing. The effective mobility in the front the mobility degradation factor ;
and back channels is comparable (Fig. 7) and the transconduc- • the comparison of the data presented in Fig. 7 (long
tance degradation coefficient is very low. channel) and Fig. 8 (shorter channel) shows that the
A very distinct feature is observed in the narrow range transconductance gain DG/SG at 300 K tends to decrease
V: the drain current exhibits a plateau and in shorter channels;
the transconductance drops severely. The reason is that, for • the gain DG/SG in transconductance peaks (i.e., field-ef-
this voltage range, the substrate becomes depleted underneath fect mobility) increases at lower temperature (Fig. 8) as
the buried oxide. Increasing from 1 V to 1 V, most acoustic phonon scattering is gradually attenuated.
of the incremental voltage drops across the expanding deple- It is worth noting that 200% (more precisely the sum of
tion region and no longer serves to raise the drain current. front- and back-channel transconductance) is the gain achiev-
The back-channel transconductance is affected by the serial able in thick transistors, where DG operation brings nothing
834 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 3, MARCH 2003
Fig. 11. Quantum profiles of minority carriers and electric field calculated for
Fig. 10. Inversion charge versus gate voltage in weak and strong inversion, for a 3 nm thick transistor operated in DG and SG modes. The carrier mobility is
DG and SG modes (t = 3 nm). '
assumed to be severely degraded in the interface areas ( 1 nm, dark grey).
REFERENCES
[1] S. Cristoloveanu and S. S. Li, Electrical Characterization of SOI Mate-
rials and Devices. Norwell, MA: Kluwer, 1995.
[2] R. Yan, A. Ourmazd, and K. F. Lee, “Scaling the Si MOSFET: From bulk
to SOI to bulk,” IEEE Trans. Electron Devices, vol. 39, pp. 1704–1710,
July 1992.
[3] L. T. Su, J. B. Jacobs, J. E. Chung, and D. A. Antoniadis, “Deep-sub-
Fig. 12. Average values of the electric field and carrier mobility versus gate
micrometer channel design in silicon-on-insulator (SOI) MOSFET’s,”
voltage, calculated with (9) and (10) for the 3 nm thick transistor of Fig. 2 (DG
and SG modes, = 1 nm, t = 50 nm, t = 62 nm). IEEE Electron Device Lett., vol. 15, pp. 183–185, Mayfff 1994.
[4] M. Chan, S. K. H. Fung, K. Y. Hui, C. Hu, and P. K. Ko, “SOI MOSFET
design for all-dimensional scaling with short channel, narrow width and
An accurate description of the mobility behavior can only ultra-thin films,” in IEDM Tech. Dig., 1995, pp. 631–634.
[5] E. Rauly and F. Balestra, “Short channel effects in sub-0.1 m SOI-
be provided by Monte Carlo simulations by including various MOSFET’s,” in SOI Technology and Devices VIII. Pennington, NJ:
scattering mechanisms in ultra-thin films as well as practical Electrochem. Soc., 1997, pp. 227–232.
concerns (strain effects, extra defects, thickness fluctuations, [6] H. Wong, D. J. Frank, and P. M. Solomon, “Device design consider-
ations for double-gate, ground-plane, and single-gated ultra-thin SOI
series resistances). Preliminary computations show that volume MOSFET’s at the 25 nm channel length generation,” in IEDM Tech.
inversion increases phonon-limited mobility, by up to 20%, in Dig., 1998, pp. 407–410.
3-nm-thick DG-MOSFETs [49]. The advantage of 3 nm films is [7] J. P. Colinge, SOI Technology: Materials to VLSI, 2nd ed. Norwell,
MA: Kluwer, 1997.
maintained when the effective field is increased and even when
[8] T. Ernst, C. Tinella, and S. Cristoloveanu, “Fringing fields in sub-0.1
surface-roughness scattering is included in the simulation. m FD SOI MOSFETs: Optimization of the device architecture,” Solid-
On the experimental side, Hall effect measurements per- State Electron., vol. 46, no. 3, pp. 373–378, 2002.
formed in 80-nm-thick DG-MOSFETs did not show any [9] Y. Naveh and K. K. Likharev, “Modeling of 10-nm-scale ballistic
MOSFET’s,” IEEE Electron Device Lett., vol. 21, pp. 242–244, May
particular behavior of the mobility [50]. However, recent trans- 2000.
port measurements in sub-10-nm films tend to confirm that the [10] Y. Omura, K. Kurihara, Y. Takahashi, T. Ishiyama, Y. Nakajima, and K.
mobility is higher in DG than in SG-MOSFETs [25], [27]. Izumi, “50-nm channel nMOSFET/SIMOX with an ultrathin 2- or 6-nm
thick silicon layer and their significant features of operations,” IEEE
Electron Device Lett., vol. 18, pp. 190–193, May 1997.
D. Conclusion [11] F. Balestra, S. Cristoloveanu, M. Bénachir, J. Brini, and T. Elewa,
“Double-gate silicon on insulator transistor with volume inversion: A
The feasibility and proper operation of ultimately thin transis- new device with greatly enhanced performance,” IEEE Electron Device
tors, down to 3–4 monolayers of silicon, has been demonstrated Lett., vol. 8, pp. 410–412, Sept. 1987.
and used to analyze thickness-related mechanisms: strong in- [12] D. Hisamoto, T. Kaga, and E. Takeda, “Impact of the vertical SOI
‘DELTA’ structure on planar device technology,” IEEE Trans. Electron
terface coupling, influence of substrate depletion, quantization
Devices, vol. 38, no. 6, pp. 1419–1424, 1991.
effects. This opens new perspectives for the fabrication of ad- [13] J. P. Denton and G. W. Neudeck, “Fully depleted dual-gate thin-film SOI
vanced quantum SOI devices. p-MOSFET’s fabricated in SOI islands with an isolated buried polysil-
The operation of ultra-thin transistors in DG mode brings icon backgate,” IEEE Electron Device Lett., vol. 17, pp. 509–511, Nov.
1996.
significant advantages: scalability, ideal subthreshold slope, [14] H.-S. Wong, K. K. Chan, and Y. Taur, “Self-aligned (top and bottom)
high current drive, and excellent transconductance. The gain double-gate MOSFET with a 25 nm thick silicon channel,” in IEDM
in transconductance, as compared to SG operation, has been Tech. Dig., 1997, pp. 427–430.
[15] D. Hisamoto et al., “A folded-channel MOSFET for deep-sub-tenth mi-
explained based on volume inversion, which is extremely cron era,” in IEDM Tech. Dig., 1998, pp. 1032–1034.
prominent an effect in DG-MOSFETs. It does not modify [16] X. Huang et al., “Sub 50-nm FinFET: PMOS,” in IEDM Tech. Dig.,
directly the total charge but modifies the carrier profile in 1999, p. Annex.
[17] J. H. Lee et al., “Super self-aligned double-gate (SSDG) MOSFET’s
the thin film, thus leading to an indirect improvement of the utilizing oxidation rate difference and selective epitaxy,” in IEDM Tech.
effective mobility. Our empirical model supports the experi- Dig., 1999, pp. 71–74.
ment and allows understanding the mobility enhancement in [18] D. Franck, S. Laux, and M. Fischetti, “Monte Carlo simulations of a 30
nm dual gate MOSFET: How short can Si go?,” in IEDM Tech. Dig.,
volume-inversion DG transistors. However, there are still many 1992, pp. 553–556.
open questions, in particular regarding the quantum transport [19] A. Rahman and M. S. Lundstrom, “A compact scattering model for the
in ultra-thin SOI films. nanoscale double-gate MOSFET,” IEEE Trans. Electron Devices, vol.
49, pp. 481–489, Mar. 2002.
[20] G. Baccarani and S. Reggiani, “A compact double-gate MOSFET
ACKNOWLEDGMENT model comprising quantum-mechanical and nonstatic effects,” IEEE
Trans. Electron Devices, vol. 46, pp. 1656–1666, Aug. 1999.
The prospective part of this work has been performed at the [21] L. Ge and J. G. Fossum, “Analytical modeling of quantization and
Center for Projects in Advanced Microelectronics (CPMA), volume inversion in thin Si-film DG MOSFET’s,” IEEE Trans. Electron
Grenoble, France. The CPMA is a multiproject institute Devices, vol. 49, pp. 287–294, Feb. 2002.
[22] H. K. Lim and J. G. Fossum, “Threshold voltage of thin-film silicon-on-
operated by the CNRS, the LETI, and several universities. insulator (SOI) MOSFET’s,” IEEE Trans. Electron Devices, vol. 30, pp.
Special thanks are due to our colleagues M. Gri (IMEP) and 1244–1251, 1983.
CRISTOLOVEANU et al.: ULTIMATELY THIN DOUBLE-GATE SOI MOSFETS 837
[23] G. Ghibaudo, “New method for the extraction of MOSFET parameters,” [45] J. H. Choi, Y. Park, and H. Min, “Electron mobility behavior in ex-
Electron. Lett., vol. 24, p. 543, 1988. tremely thin SOI MOSFET’s,” IEEE Electron Device Lett., vol. 18, pp.
[24] S. S. Sinha, A. Zaleski, and D. E. Ioannou, “Investigation of carrier 527–529, 1995.
generation in fully depleted enhancement and accumulation mode SOI [46] A. Pirovano, A. L. Lacaita, G. Ghidini, and G. Tallarida, “On the
MOSFET’s,” IEEE Trans. Electron Devices, vol. 41, pp. 2413–2416, correlation between surface-roughness and inversion layer mobility in
1994. Si-MOSFET’s,” IEEE Electron Device Lett., vol. 21, pp. 34–36, Jan.
[25] D. Esseni, M. Mastrapasqua, C. Fiegna, G. K. Celler, L. Selmi, and E. 2000.
Sangiorgi, “An experimental study of low field electron mobilityin in [47] K. Rais, G. Ghibaudo, and F. Balestra, “Surface roughness mobility
double-gate, ultra-thin SOI MOSFET’s,” in IEDM Tech. Dig., 2001, pp. model for silicon MOS transistor,” Phys. Stat. Solid., vol. 146, pp.
19.7.1–19.7.4. 853–858, 1994.
[26] T. Ouisse, D. K. Maude, S. Horiguchi, Y. Ono, Y. Takahashi, K. Murase, [48] S. Selberherr, A. Schütz, and H. Pötzl, “Two-dimensional MOS-tran-
and S. Cristoloveanu, “Subband structure and anomalous valley splitting sistor modeling,” in Process and Device Simulation for Integrated Cir-
in ultra-thin silicon-on-insulator MOSFET’s,” Phys. B., vol. 249–251, cuit Design. The Hague, The Netherlands: Martinus Nijhoff, 1983, pp.
pp. 751–734, 1998. 490–581.
[27] M. Mastrapasqua et al., “Measurements of low field mobility in [49] F. Gámiz et al., “Monte Carlo simulation of electron transport in sil-
ultra-thin SOI N- and P-MOSFET’s,” in Silicon-on-Insulator Tech- icon-on-insulator devices,” in Silicon-On-Insulator Technology and De-
nology and Devices X, Electrochem. Soc. Proc., vol. 2001–3, S. vices X, Electrochem. Soc. Proc., vol. 2001–3, S. Cristoloveanu et al.,
Cristoloveanu et al., Eds.. New York, 2001, pp. 97–102. Eds.. New York, 2001, pp. 157–168.
[28] S. Cristoloveanu, D. Munteanu, and M. Liu, “A review of the [50] A. Vandooren, S. Cristoloveanu, D. Flandre, and J. P. Colinge, “Hall
pseudo-MOS transistor in SOI wafers: Operation, parameter extrac- effect measurements in double-gate SOI MOSFET’s,” Solid-State Elec-
tion, and applications,” IEEE Trans. Electron Devices, vol. 47, pp. tron., vol. 45, no. 10, pp. 1793–1798, 2001.
1018–1027, May 2000.
[29] S. Cristoloveanu and D. Ioannou, “Adjustable confinement of the elec-
tron gas in dual-gate silicon-on-insulator MOSFET’s,” Superlatt. Mi-
crostruct., vol. 8, no. 1, pp. 131–135, 1990.
[30] T. Ouisse, “Self-consistent quantum-mechanical calculations in ultrathin
silicon-on-insulator structures,” J. Appl. Phys., vol. 76, pp. 5979–5995,
1994.
[31] A. Abramo, C. Fiegna, and P. Casarini, “Quantum effects in the Thomas Ernst was born in Toulouse, France, in
simulation of conventional devices,” in Simulation of Semicon- 1974. He received the M.Sc. and Ph.D. degrees in
ductor Processes and Devices. Wien, Germany: Springer, 1998, electrical engineering from the Institut National
pp. 121–128. Polytechnique, Grenoble, France, in 1997 and 2000
[32] F. Gámiz, J. A. López-Villanueva, J. Roldán, J. E. Carceller, and P. Car- respectively. While pursuing the Ph.D., he worked
tujo, “Monte Carlo simulation of electron transport properties in ex- on SOI low-voltage and low-power technologies
tremely thin SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 45, electrical characterization, simulation and modeling.
pp. 1122–1126, May 1998. In November 2000, he joined LETI, Grenoble, as a
[33] C. Fiegna, A. Abramo, and E. Sangiorgi, “Single- and double-gate SOI Research Staff Member. Since then, he is involved in
MOS structures for future ULSI: A simulation study,” in Future Trends SiGe:C based strained-channel sub-50 nm MOSFET
in Microelectronics, S. Lury, J. Xu, and A. Zaslavsky, Eds. New York: devices integration and characterization.
Wiley, 1999, pp. 115–124. Dr. Ernst received the best paper award at the IEEE SOI conference in 1999
[34] T. Ernst et al., “Ultra thin SOI MOSFETs: Special characteristics and for work derived from his Ph.D. thesis.
mechanisms,” in IEEE Int. SOI Conf., 1999, pp. 92–93.
[35] F. Gámiz, J. B. Roldán, P. Cartujo-Cassinello, J. E. Carcellar, J. A.
López-Villanueva, and S. Rodriguez, “Electron mobility in extremely
thin single-gate silicon-on-insulator inversion layers,” J. Appl. Phys.,
vol. 86, no. 11, pp. 6269–6275, 1999.
[36] B. Majkusiak, T. Janik, and J. Walczak, “Semiconductor thickness ef-
fects in the double-gate SOI MOSFET,” IEEE Trans. Electron Devices, Sorin Cristoloveanu (M’91–SM’96–F’01) received
vol. 45, pp. 1127–1134, May 1998. the M.Sc. and Ph.D. degrees in electronics in 1974
[37] F. Gámiz, J. B. Roldán, J. A. López-Villanueva, P. Cartujo-Cassinello, and 1976, respectively, and the French Dr.Sci. degree
and J. Carcellar, “Surface roughness at the Si–SiO interfaces in fully in physics in 1981 from the National Polytechnique
depleted silicon-on-insulator inversion layers,” J. Appl. Phys., vol. 86, Institute, Grenoble, France.
no. 12, pp. 6854–6863, 1999. From 1975 to 1977, he was an Assistant Professor
[38] J. A. López-Villanueva, P. Cartujo-Cassinello, F. Gámiz, J. Banqueri, at the Ecole Nationale Supérieure d’Electronique
and A. J. Palma, “Effects of the inversion-layer centroid on the perfor- et de Radioélectricité de Grenoble (ENSERG).
mance of double-gate MOSFET’s,” IEEE Trans. Electron Devices, vol. He joined the Centre National de la Recherche
47, pp. 141–146, Jan. 2000. Scientifique (CNRS) in 1977 as an Associate
[39] Y. Omura, S. Horiguchi, M. Tabe, and K. Kishi, “Quantum-mechanical Researcher. He became a Senior Scientist in 1982
effects on the threshold voltage of ultrathin-SOI nMOSFET’s,” IEEE and a Director of Research in 1989. In 1989, he joined the Department
Electron Device Lett., vol. 14, pp. 569–571, 1993. of Electrical Engineering at the University of Maryland, College Park, as
[40] J. Wang, N. Kistler, J. Woo, and C. R. Viswanathan, “Mobility-field be- an Associate Professor for one sabbatical year. He also worked at the Jet
havior in fully depleted SOI MOSFET’s,” IEEE Electron Device Lett., Propulsion Lab, Pasadena, CA, Motorola, Phoenix, AZ, and the University
vol. 15, pp. 117–119, 1994. of Florida, Gainesville. From 1993 to 1999, he served as the director of
[41] A. Toriumi, J. Koga, H. Satake, and A. Ohata, “Performance and relia- the Laboratoire de Physique des Composants a Semiconducteurs (LPCS) of
bility concerns of ultra-thin SOI and ultra-thin gate oxide MOSFET’s,” ENSERG. Between 1999 and 2000, he was in charge of the creation of the new
in IEDM Tech. Dig., 1995, pp. 847–850. Center for Advanced Projects in Microelectronics (CPMA Grenoble). He is the
[42] M. Shoji and S. Horiguchi, “Phonon-limited inversion layer elec- author or coauthor of 160 technical journal papers (including 22 invited/review
tron mobility in extremely thin Si layer of silicon-on-insulator papers) and 290 communications at international conferences (including 52
metal-oxide-semiconductor field-effect transistor,” J. Appl. Phys., vol. invited presentations). He is the author or the editor of 13 books, and he has
82, pp. 6096–6101, 1997. organized eight international conferences. He has led several research teams
[43] G. Ghibaudo and F. Balestra, “Device physics and electrical perfor- on the electrical characterization and modeling of semiconductor materials
mance of bulk silicon MOSFET’s,” in Device and Circuit Cryogenic and devices: integrated magnetic transducers, magnetoelectric phenomena,
Operation for Low Temperature Electronics, F. Balestra and G. silicon-on-insulator structures, and hot-carrier effects in short-channel compo-
Ghibaudo, Eds. Norwell, MA: Kluwer, 2001, pp. 3–22. nents. He has supervised 37 Ph.D. students and 70 research projects.
[44] B. K. Ridley, “The electron-hole interaction in quasi two-dimensional Dr. Cristoloveanu has received five Best Paper Awards, the Romanian
semiconductor quantum-well structures,” J. Phys. C: Solid State Phys., Academy of Science Award (1995), and the Electronics Division Award of the
vol. 15, pp. 5899–5917, 1982. Electrochemical Society (2002). He is a Fellow of the Electrochemical Society.
838 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 3, MARCH 2003
Gérard Ghibaudo (SM’02) was born in France in 1954. He graduated from Yukinori Ono (M’98) received the B.Eng., M.Sci.,
Polytechnics Institute of Grenoble, France, in 1979, received the Ph.D. degree and Dr.Eng. degrees from Waseda University, Tokyo,
in electronics in 1981 and the State Thesis degree in physics from the same Japan, in 1986, 1988, and 1996, respectively.
University in 1984. In 1988, he joined Nippon Telegraph and Tele-
He became Associate Researcher at CNRS, Grenoble, in 1981, and is now Di- phone (NTT) Corporation, Kanagawa, Japan, where
rector of Research at Laboratories of Semiconductor devices (LPCS/ENSERG he has been engaged in the research on physics and
now IMEP/ENSERG). During the academic year 1987-1988, he spent a sabbat- technologies of SiO/Si interfaces. From November
ical year at Naval Research Laboratory in Washington, DC, where he worked 1996 to November 1997, he was a Visiting Scientist
on the characterization of MOSFETs. His main research activities were and are at the Massachusetts Institute of Technology,
in the field of electronics transport, oxidation of silicon, MOS device physics, Cambridge. Currently, he is a Senior Research
fluctuations and low frequency noise and dielectric reliability. During his career Engineer at Basic Research Laboratories, NTT. His
he has been author or co-author of about 196 articles in international refereed research interests include physics and technology of Si nanodevices, including
journals, 310 communications and 35 invited presentation in international con- single-electron devices for LSI applications.
ferences and 12 book chapters. He is a member of the editorial board of Solid Dr. Ono is a Member of the Japan Society of Applied Physics.
State Electronics.
Dr. Ghibaudo was or is a member of several technical/scientific committees
of International Conferences (ESSDERC 1993, WOLTE, ICMTS, MIEL 1995-
2004, ESREF 1996, 1998, 2000, 2003, SISC, MIGAS, ULIS, IEEE/IPFA). He
was co-founder of the First European Workshop on Low Temperature Elec-
tronics (WOLTE 94) and organizer of eight Workshops/Summer School during
the last ten years. During his career he has been author or co-author of about 196
articles in International Refereed Journals, 310 communications and 35 invited
presentation in International Conferences and of 12 book chapters. Yasuo Takahashi (M’95) received the B.S., M.S.,
and Ph.D. degrees in electronics from Tohoku Uni-
versity, Sendai, Japan, in 1977, 1979, and 1982, re-
spectively.
Thierry Ouisse worked under a contract between Thomson-CSF (TCS) and In 1982, he joined the Musashino Electrical
the Laboratoire de Physique des Composants à Semiconducteurs (LPCS) from Communication Laboratories, Nippon Telegraph
1988 to 1991, the research being aimed at improving the immunity against hot and Telephone (NTT) Public Corporation, Tokyo,
carrier injection and the radiation hardness of SOI devices. In 1991–1992, he Japan. Since then, he has been engaged in research
worked at LETI-CEA, Grenoble, France, where he was in charge of the hot car- on physics and chemistry of the surface and interface
rier reliability of the SOI CMOS technologies. In 1992, he became a researcher of semiconductors. Since 1996, he has been with
at the Centre National de la Recherche Scientifique (CNRS). At LPCS, he has Basic Research Laboratories, NTT, Kanagawa,
managed the silicon carbide activity from 1992 to 2001, which focused on SiC Japan, where he is a Leader of the Silicon Nanodevice Research Group and
devices for high power, high temperature or high frequency applications. He a Executive Manager of the Device Physics Laboratory. His current research
was also involved in the modelling of SOI-based nano-scaled devices, and has includes quantum physics of Si nanostructure and electronic device applications
recently spent one sabbatical year at the Microelectronics Institute of the Na- particularly to Si single-electron devices.
tional Center for Scientific Research “Demokritos” Athens, Greece, where he Dr. Takahashi is a member of the Japan Society of Applied Physics and the
was involved in the study of Si nanostructures for light emission. He is now Institute of Electrical Engineers of Japan.
with the Laboratoire de Spectrométrie Physique (LSP), Grenoble, working in
the field of conducting and light-emitting conjugated polymers.