You are on page 1of 7
* Z.=Zy v.| a) c vA to, | #OH tT uO <—engh=F—>| 37.=500 @ 7 =I g Risa Vel + Wave of V=V, v| begins flowing down line w + Wave travels at velocity v val + Wave is absorbed by Z, - oo. ve + Equivalent steady-state circuit * Final value=V, A5c¢ © vot 2-502 “ud Sa bz St te { v Z5=500 v * Voltage divider at source + Wave of V = V/2 begins flowing down line + Equivalent steady-state circuit * Final value = V/2 ABC Zs= 50.2 vst 500 ¥a2|}—— (a) TT Vai + Zg=Z) Z=0 AG G jel2o) My Zaman 1 “@ ia v Z=500 + Wave of V= V2 begins flowing down line + Current flowing down the line has nowhere to go at the end and must reflect + Wave of V=VJ2 begins flowing down line + Voltage at the end must be 0, so a negative wave must be reflected vel OT ae vi vel © + — + Load termination mismatched wil AB ° z=sn '*% ee el [— we Lis s78 tl }-——+ Va * Wave of V=V,/2 see begins flowing down line wo — +k, =(75-50)/(75+50) = 1/5 ooh me + Wave of (1/5)V2 = V/10 wwe] ——— reflects off end, bringing total to A,B,C BVYS ze go0 we ze7s0 tc)

You might also like