® VND830SP

DOUBLE CHANNEL HIGH SIDE DRIVER

TYPE RDS(on) IOUT VCC

VND830SP 60 mΩ (*) 6 A (*) 36 V

(*) Per each channel

n CMOS COMPATIBLE INPUTS
10
n OPEN DRAIN STATUS OUTPUTS
n ON STATE OPEN LOAD DETECTION
1
n OFF STATE OPEN LOAD DETECTION
PowerSO-10™
n SHORTED LOAD PROTECTION
n UNDERVOLTAGE AND OVERVOLTAGE
SHUTDOWN
n LOSS OF GROUND PROTECTION ORDER CODES
n VERY LOW STAND-BY CURRENT PACKAGE TUBE T&R
PowerSO-10™ VND830SP VND830SP13TR
n REVERSE BATTERY PROTECTION (**)

DESCRIPTION compatibility table). Active current limitation

combined with thermal shutdown and automatic
The VND830SP is a monolithic device made by restart protects the device against overload. The
using STMicroelectronics VIPower M0-3 device detects open load condition both in on and
Technology, intended for driving any kind of load off state. Output shorted to VCC is detected in the
with one side connected to ground. off state. Device automatically turns off in case of
Active VCC pin voltage clamp protects the device ground pin disconnection.
against low energy spikes (see ISO7637 transient

BLOCK DIAGRAM
VCC

VCC OVERVOLTAGE
CLAMP

UNDERVOLTAGE

GND CLAMP 1

OUTPUT1
INPUT1 DRIVER 1

CLAMP 2
STATUS1
CURRENT LIMITER 1 DRIVER 2
LOGIC
OVERTEMP. 1 OUTPUT2
OPENLOAD ON 1
CURRENT LIMITER 2
INPUT2

OPENLOAD OFF 1 OPENLOAD ON 2

STATUS2

OPENLOAD OFF 2
OVERTEMP. 2

(**) See application schematic at page 8

July 2002 1/18

VND830SP

ABSOLUTE MAXIMUM RATING

Symbol Parameter Value Unit
VCC DC Supply Voltage 41 V
- VCC Reverse DC Supply Voltage - 0.3 V
- IGND DC Reverse Ground Pin Current - 200 mA
IOUT DC Output Current Internally Limited A
- IOUT Reverse DC Output Current -6 A
IIN DC Input Current +/- 10 mA
ISTAT DC Status Current +/- 10 mA
Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)
- INPUT 4000 V
VESD - STATUS 4000 V
- OUTPUT 5000 V
- VCC 5000 V
Maximum Switching Energy
EMAX 100 mJ
(L=1.8mH; RL=0Ω; Vbat=13.5V; Tjstart=150ºC; IL=9A)
Ptot Power Dissipation TC=25°C 73.5 W
Tj Junction Operating Temperature Internally Limited °C
Tc Case Operating Temperature - 40 to 150 °C
Tstg Storage Temperature - 55 to 150 °C

CONNECTION DIAGRAM (TOP VIEW)

GROUND 6 5 OUTPUT 1
INPUT 1 7 4 OUTPUT 1
STATUS 1 8 3 N.C.
STATUS 2 9 2 OUTPUT 2
INPUT 2 10 OUTPUT 2
1

11
VCC

CURRENT AND VOLTAGE CONVENTIONS

IS

I IN1 VCC
INPUT 1 VCC
VIN1 ISTAT1
STATUS 1
VSTAT1 IIN2 IOUT1
OUTPUT 1
INPUT 2
VOUT1
VIN2 ISTAT2 IOUT2
STATUS 2 OUTPUT 2
GND
VSTAT2 VOUT2
IGND

2/18
 VND830SP

THERMAL DATA
Symbol Parameter Value Unit
Rthj-case Thermal Resistance Junction-case 1.7 °C/W
Rthj-amb Thermal Resistance Junction-ambient 51.7 (*) °C/W

(*) When mounted on a standard single-sided FR-4 board with 0.5cm2 of Cu (at least 35µm thick). Horizontal mounting and no artificial air
flow.

ELECTRICAL CHARACTERISTICS (8V<VCC<36V; -40°C < Tj < 150°C, unless otherwise specified)
(Per each channel)
POWER OUTPUT
Symbol Parameter Test Conditions Min Typ Max Unit
VCC (**) Operating Supply Voltage 5.5 13 36 V
VUSD (**) Undervoltage Shut-down 3 4 5.5 V
VOV (**) Overvoltage Shut-down 36 V
IOUT =2A; Tj=25°C 60 mΩ
RON On State Resistance
IOUT =2A; VCC> 8V 120 mΩ
Off State; VCC=13V; VIN=VOUT=0V 12 40 µA
Off State; VCC=13V; Tj =25°C;
IS (**) Supply Current
VIN=VOUT=0V 12 25 µA
On State; VCC=13V 5 7 mA
IL(off1) Off State Output Current VIN=VOUT=0V; VCC=36V; Tj=125°C 0 50 µA
IL(off2) Off State Output Current VIN=0V; VOUT=3.5V -75 0 µA
IL(off3) Off State Output Current VIN=VOUT=0V; Vcc=13V; Tj =125°C 5 µA
IL(off4) Off State Output Current VIN=VOUT=0V; Vcc=13V; Tj =25°C 3 µA

(**) Per device

SWITCHING (VCC =13V)
Symbol Parameter Test Conditions Min Typ Max Unit
RL=6.5Ω from VIN rising edge to
td(on) Turn-on Delay Time 30 µs
VOUT=1.3V
RL=6.5Ω from VIN falling edge to
td(off) Turn-off Delay Time 30 µs
VOUT=11.7V
See
dVOUT/ RL=6.5Ω from VOUT=1.3V to
Turn-on Voltage Slope relative V/µs
dt(on) VOUT=10.4V
diagram
See
dVOUT/ RL=6.5Ω from VOUT=11.7V to
Turn-off Voltage Slope relative V/µs
dt(off) VOUT=1.3V
diagram

LOGIC INPUT
Symbol Parameter Test Conditions Min Typ Max Unit
VIL Input Low Level 1.25 V
IIL Low Level Input Current VIN = 1.25V 1 µA
VIH Input High Level 3.25 V
IIH High Level Input Current VIN = 3.25V 10 µA
VI(hyst) Input Hysteresis Voltage 0.5 V
IIN = 1mA 6 6.8 8 V
VICL Input Clamp Voltage
IIN = -1mA -0.7 V

3/18

1
VND830SP

ELECTRICAL CHARACTERISTICS (continued)

STATUS PIN
Symbol Parameter Test Conditions Min Typ Max Unit
VSTAT Status Low Output Voltage ISTAT= 1.6 mA 0.5 V
ILSTAT Status Leakage Current Normal Operation; VSTAT= 5V 10 µA
Status Pin Input
CSTAT Normal Operation; VSTAT= 5V 100 pF
Capacitance
ISTAT= 1mA 6 6.8 8 V
VSCL Status Clamp Voltage
ISTAT= - 1mA -0.7 V

PROTECTIONS
Symbol Parameter Test Conditions Min Typ Max Unit
TTSD Shut-down Temperature 150 175 200 °C
TR Reset Temperature 135 °C
Thyst Thermal Hysteresis 7 15 °C
Status Delay in Overload Tj>TTSD
tSDL 20 µs
Conditions
VCC=13V 6 9 15 A
Ilim Current limitation
5.5V < VCC < 36V 15 A
Turn-off Output Clamp
Vdemag IOUT=2A; L= 6mH VCC-41 VCC-48 VCC-55 V
Voltage

OPENLOAD DETECTION
Symbol Parameter Test Conditions Min Typ Max Unit
Openload ON State
IOL VIN=5V 50 100 200 mA
Detection Threshold
Openload ON State
tDOL(on) IOUT=0A 200 µs
Detection Delay
Openload OFF State
VOL Voltage Detection VIN=0V 1.5 2.5 3.5 V
Threshold
Openload Detection Delay
TDOL(off) 1000 µs
at Turn Off

OPEN LOAD STATUS TIMING (with external pull-up) OVER TEMP STATUS TIMING
VOUT > VOL IOUT< IOL
Tj > TTSD
VINn
VINn

VSTATn
VSTATn
tSDL tSDL

tDOL(off) tDOL(on)

4/18

2
 VND830SP

Switching time Waveforms

VOUTn

90%
80%

dVOUT/dt(on) dVOUT/dt(off)

10%
t

VINn
td(on) td(off)

TRUTH TABLE
CONDITIONS INPUT OUTPUT STATUS
L L H
Normal Operation
H H H
L L H
Current Limitation H X (Tj < TTSD) H
H X (Tj > TTSD) L
L L H
Overtemperature
H L L
L L X
Undervoltage
H L X
L L H
Overvoltage
H L H
L H L
Output Voltage > VOL
H H H
L L H
Output Current < IOL
H H L

5/18
VND830SP

ELECTRICAL TRANSIENT REQUIREMENTS ON VCC PIN

ISO T/R 7637/1 TEST LEVELS

Test Pulse I II III IV Delays and
Impedance
1 -25 V -50 V -75 V -100 V 2 ms 10 Ω
2 +25 V +50 V +75 V +100 V 0.2 ms 10 Ω
3a -25 V -50 V -100 V -150 V 0.1 µs 50 Ω
3b +25 V +50 V +75 V +100 V 0.1 µs 50 Ω
4 -4 V -5 V -6 V -7 V 100 ms, 0.01 Ω
5 +26.5 V +46.5 V +66.5 V +86.5 V 400 ms, 2 Ω

ISO T/R 7637/1 TEST LEVELS RESULTS

Test Pulse I II III IV
1 C C C C
2 C C C C
3a C C C C
3b C C C C
4 C C C C
5 C E E E

CLASS CONTENTS
C All functions of the device are performed as designed after exposure to disturbance.
E One or more functions of the device is not performed as designed after exposure and cannot be returned
to proper operation without replacing the device.

6/18
 VND830SP

Figure 1: Waveforms

NORMAL OPERATION
INPUTn
OUTPUT VOLTAGEn
STATUSn

UNDERVOLTAGE
VCC VUSDhyst
VUSD
INPUTn
OUTPUT VOLTAGEn
STATUSn undefined

OVERVOLTAGE
VCC<VOV VCC>VOV
VCC
INPUTn
OUTPUT VOLTAGEn
STATUSn

OPEN LOAD with external pull-up

INPUTn
VOUT>VOL
OUTPUT VOLTAGEn
VOL
STATUSn

OPEN LOAD without external pull-up

INPUTn

OUTPUT VOLTAGEn
STATUSn

OVERTEMPERATURE
Tj TTSD
TR
INPUTn
OUTPUT CURRENTn
STATUSn

7/18

1
VND830SP

APPLICATION SCHEMATIC

+5V +5V

+5V
VCC

Rprot STATUS1

Dld

µC Rprot INPUT1
OUTPUT1

Rprot STATUS2

Rprot
INPUT2

GND OUTPUT2

RGND
VGND DGND

GND PROTECTION NETWORK AGAINST
REVERSE BATTERY
Solution 1: Resistor in the ground line (RGND only). This
can be used with any type of load.
The following is an indication on how to dimension the
RGND resistor.
1) RGND ≤ 600mV / IS(on)max.
2) RGND ≥ (−VCC) / (-IGND)
where -IGND is the DC reverse ground pin current and can
be found in the absolute maximum rating section of the
device’s datasheet.
Power Dissipation in RGND (when VCC<0: during reverse
battery situations) is:
PD= (-VCC)2/RGND
This resistor can be shared amongst several different
HSD. Please note that the value of this resistor should be
calculated with formula (1) where IS(on)max becomes the
sum of the maximum on-state currents of the different
devices.
Please note that if the microprocessor ground is not
common with the device ground then the RGND will
produce a shift (IS(on)max * RGND) in the input thresholds
and the status output values. This shift will vary
depending on how many devices are ON in the case of
several high side drivers sharing the same RGND.
If the calculated power dissipation leads to a large resistor
or several devices have to share the same resistor then
the ST suggests to utilize Solution 2 (see below).
Solution 2: A diode (DGND) in the ground line.
A resistor (RGND=1kΩ) should be inserted in parallel to
DGND if the device will be driving an inductive load.
This small signal diode can be safely shared amongst
several different HSD. Also in this case, the presence of
the ground network will produce a shift (j600mV) in the
input threshold and the status output values if the
microprocessor ground is not common with the device
ground. This shift will not vary if more than one HSD
shares the same diode/resistor network.
LOAD DUMP PROTECTION
Dld is necessary (Voltage Transient Suppressor) if the
load dump peak voltage exceeds VCC max DC rating. The
same applies if the device will be subject to transients on
the VCC line that are greater than the ones shown in the
ISO T/R 7637/1 table.

8/18

1
 VND830SP

µC I/Os PROTECTION: supply the microprocessor.

If a ground protection network is used and negative
transient are present on the VCC line, the control pins will
be pulled negative. ST suggests to insert a resistor (Rprot)
in line to prevent the µC I/Os pins to latch-up.
The value of these resistors is a compromise between
the leakage current of µC and the current required by the
HSD I/Os (Input levels compatibility) with the latch-up limit
of µC I/Os.
-VCCpeak/Ilatchup ≤ Rprot ≤ (VOHµC-VIH-VGND) / IIHmax
Calculation example:
For VCCpeak= - 100V and I latchup ≥ 20mA; VOHµC ≥ 4.5V
5kΩ ≤ Rprot ≤ 65kΩ.
Recommended Rprot value is 10kΩ.
OPEN LOAD DETECTION IN OFF STATE
Off state open load detection requires an external pull-up
resistor (RPU) connected between OUTPUT pin and a
positive supply voltage (VPU) like the +5V line used to
The external resistor has to be selected according to the
following requirements:
1) no false open load indication when load is connected:
in this case we have to avoid VOUT to be higher than
VOlmin; this results in the following condition
VOUT=(VPU/(RL+RPU))RL<VOlmin.
2) no misdetection when load is disconnected: in this
case the VOUT has to be higher than VOLmax; this
results in the following condition RPU<(VPU–VOLmax)/
IL(off2).
Because Is(OFF) may significantly increase if Vout is pulled
high (up to several mA), the pull-up resistor RPU should
be connected to a supply that is switched OFF when the
module is in standby.
The values of VOLmin, VOLmax and IL(off2) are available in
the Electrical Characteristics section.

Open Load detection in off state

V batt. VPU

VCC

RPU

DRIVER
INPUT + IL(off2)
LOGIC

OUT
+
R
-
STATUS
VOL
RL

GROUND

9/18
VND830SP

Off State Output Current High Level Input Current

IL(off1) (uA) Iih (uA)

2.5 5

2.25 4.5
Off state Vin=3.25V
2 Vcc=36V 4
Vin=Vout=0V
1.75 3.5

1.5 3

1.25 2.5

1 2

0.75 1.5

0.5 1

0.25 0.5

0 0
-50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 50 75 100 125 150 175
Tc (°C) Tc (°C)

Input Clamp Voltage Status Leakage Current

Vicl (V) Ilstat (uA)

8 0.05

7.8
Iin=1mA
7.6 0.04

7.4 Vstat=5V

7.2 0.03

6.8 0.02

6.6

6.4 0.01

6.2

6 0
-50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 50 75 100 125 150 175
Tc (°C) Tc (°C)

Status Low Output Voltage Status Clamp Voltage

Vstat (V) Vscl (V)

0.8 8

7.8
0.7
Istat=1mA
Istat=1.6mA 7.6
0.6
7.4
0.5
7.2

0.4 7

6.8
0.3
6.6
0.2
6.4
0.1
6.2

0 6
-50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 50 75 100 125 150 175
Tc (°C) Tc (°C)

10/18
 VND830SP

On State Resistance Vs Tcase On State Resistance Vs VCC

Ron (mOhm) Ron (mOhm)

160 120
Tc=150°C
110
140
Iout=2A 100
Vcc=8V; 13V & 36V
120 90

80
100
70

80 60
Tc=25°C
50
60
40
Tc= - 40°C
40 30

20
20 Iout=5A
10

0 0
-50 -25 0 25 50 75 100 125 150 175 5 10 15 20 25 30 35 40
Tc (°C) Vcc (V)

Openload On State Detection Threshold Input High Level

Iol (mA) Vih (V)
150 3.6

140
3.4
Vcc=13V
130
Vin=5V 3.2
120
3
110

100 2.8

90
2.6
80
2.4
70
2.2
60

50 2
-50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 50 75 100 125 150 175
Tc (ºC) Tc (°C)

Input Low Level Input Hysteresis Voltage

Vil (V) Vhyst (V)
2.6 1.5

1.4
2.4
1.3
2.2
1.2
2
1.1

1.8 1

0.9
1.6
0.8
1.4
0.7
1.2
0.6

1 0.5
-50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 50 75 100 125 150 175
Tc (°C) Tc (°C)

11/18
VND830SP

Overvoltage Shutdown Openload Off State Voltage Detection Threshold

Vov (V) Vol (V)
50 5

48 4.5
Vin=0V
46 4

44 3.5

42 3

40 2.5

38 2

36 1.5

34 1

32 0.5

30 0
-50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 50 75 100 125 150 175
Tc (°C) Tc (°C)

Turn-on Voltage Slope Turn-off Voltage Slope

dVout/dt(on) (V/ms) dVout/dt(off) (V/ms)

800 600

700 550
Vcc=13V Vcc=13V
Rl=6.5Ohm Rl=6.5Ohm
600 500

500 450

400 400

300 350

200 300

100 250

0 200
-50 -25 0 25 50 75 100 125 150 175 -50 -25 0 25 50 75 100 125 150 175
Tc (ºC) Tc (ºC)

ILIM Vs Tcase

Ilim (A)
20

18
Vcc=13V
16

14

12

10

0
-50 -25 0 25 50 75 100 125 150 175
Tc (°C)

12/18
 VND830SP

Maximum turn off current versus load inductance

ILMAX (A)
100

10

B
C

1
0.1 1 10 100
L(mH)

A = Single Pulse at TJstart=150ºC

B= Repetitive pulse at TJstart=100ºC
C= Repetitive Pulse at TJstart=125ºC

Conditions:
VCC=13.5V
Values are generated with RL=0Ω
In case of repetitive pulses, Tjstart (at beginning of each demagnetization) of every pulse must not exceed
the temperature specified above for curves B and C.

VIN, IL
Demagnetization Demagnetization Demagnetization

13/18
VND830SP

PowerSO-10™ THERMAL DATA

PowerSO-10™ PC Board

Layout condition of Rth and Zth measurements (PCB FR4 area= 58mm x 58mm, PCB thickness=2mm,
Cu thickness=35µm, Copper areas: from minimum pad lay-out to 8cm2).

Rthj-amb Vs PCB copper area in open box free air condition

RTHj_amb (°C/W)

55
Tj-Tamb=50°C
50

45

40

35

30
0 2 4 6 8 10
PCB Cu heatsink area (cm^2)

14/18
 VND830SP

PowerSO-10 Thermal Impedance Junction Ambient Single Pulse

ZTH (°C/W)
1000

100
0.5 cm2

6 cm2

10

0.1
0.0001 0.001 0.01 0.1 1 10 100 1000
Time (s)

Thermal fitting model of a double channel HSD Pulse calculation formula

in PowerSO-10 Z THδ = R TH ⋅ δ + Z THtp ( 1 – δ )
where δ = tp ⁄ T
Thermal Parameter
Area/island (cm2) 0.5 6
Tj_1 C1 C2 C3 C4 C5 C6
R1 (°C/W) 0.15
R1 R2 R3 R4 R5 R6
R2 (°C/W) 0.8
Pd1
R3( °C/W) 0.7
C1 C2
Tj_2 R4 (°C/W) 0.8
R1 R2 R5 (°C/W) 12
Pd2 R6 (°C/W) 37 22
C1 (W.s/°C) 0.0006
T_amb
C2 (W.s/°C) 2.10E-03
C3 (W.s/°C) 0.013
C4 (W.s/°C) 0.3
C5 (W.s/°C) 0.75
C6 (W.s/°C) 3 5

15/18
VND830SP

PowerSO-10™ MECHANICAL DATA

mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
A 3.35 3.65 0.132 0.144
A (*) 3.4 3.6 0.134 0.142
A1 0.00 0.10 0.000 0.004
B 0.40 0.60 0.016 0.024
B (*) 0.37 0.53 0.014 0.021
C 0.35 0.55 0.013 0.022
C (*) 0.23 0.32 0.009 0.0126
D 9.40 9.60 0.370 0.378
D1 7.40 7.60 0.291 0.300
E 9.30 9.50 0.366 0.374
E2 7.20 7.60 0.283 300
E2 (*) 7.30 7.50 0.287 0.295
E4 5.90 6.10 0.232 0.240
E4 (*) 5.90 6.30 0.232 0.248
e 1.27 0.050
F 1.25 1.35 0.049 0.053
F (*) 1.20 1.40 0.047 0.055
H 13.80 14.40 0.543 0.567
H (*) 13.85 14.35 0.545 0.565
h 0.50 0.002
L 1.20 1.80 0.047 0.070
L (*) 0.80 1.10 0.031 0.043
α 0º 8º 0º 8º
α (*) 2º 8º 2º 8º
(*) Muar only POA P013P

0.10 A B
10

H E E2 E E4

1
SEATING
PLANE

e B DETAIL "A" A

0.25 C

D
h = D1 =
= =
SEATING
PLANE
A
F
A1 A1

L
DETAIL "A"

α
P095A

16/18

11
 VND830SP

PowerSO-10™ SUGGESTED PAD LAYOUT TUBE SHIPMENT (no suffix)

14.6 - 14.9
B CASABLANCA MUAR
10.8- 11
C
6.30

A C
A

0.67 - 0.73
B
1 10 0.54 - 0.6
2 9
9.5 3 8 All dimensions are in mm.
4 7 1.27
5 6 Base Q.ty Bulk Q.ty Tube length (± 0.5) A B C (± 0.1)
Casablanca 50 1000 532 10.4 16.4 0.8
Muar 50 1000 532 4.9 17.2 0.8

TAPE AND REEL SHIPMENT (suffix “13TR”)

REEL DIMENSIONS
Base Q.ty 600
Bulk Q.ty 600
A (max) 330
B (min) 1.5
C (± 0.2) 13
F 20.2
G (+ 2 / -0) 24.4
N (min) 60
T (max) 30.4

All dimensions are in mm.

TAPE DIMENSIONS
According to Electronic Industries Association
(EIA) Standard 481 rev. A, Feb 1986
Tape width W 24
Tape Hole Spacing P0 (± 0.1) 4
Component Spacing P 24
Hole Diameter D (± 0.1/-0) 1.5
Hole Diameter D1 (min) 1.5
Hole Position F (± 0.05) 11.5
Compartment Depth K (max) 6.5
Hole Spacing P1 (± 0.1) 2

All dimensions are in mm.

End

Start

Top No components Components No components

cover
tape 500mm min
Empty components pockets 500mm min
saled with cover tape.

User direction of feed

17/18

1
VND830SP

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics

 2002 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

18/18