You are on page 1of 4

Code No: RR310201 Set No.

1
III B.Tech I Semester Supplimentary Examinations, February 2008
COMPUTER ORGANIZATION
( Common to Electrical & Electronic Engineering, Electronics &
Communication Engineering, Electronics & Instrumentation Engineering,
Electronics & Telematics and Instrumentation & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) Discuss about PCI bus arbitration


(b) List the merits and demerits of centralized and distributed bus arbitrations.
[8+8]
2. (a) Explain how floating point division is done?
(b) Explain the addition of binary numbers in one’s complement notation.
[10+6]
3. (a) Explain various control and status registers.
(b) Compare register organizations of 8086 with MC68000 processors [8+8]
4. (a) List and describe Load/Store instructions of MIPS R-Series processor
(b) Discuss about synthesizing other addressing modes with MIPS addressing
mode [8+8]
5. (a) Explain the functioning of ROM cell
(b) Draw and describe the working of CMOS memory cell.
(c) Draw and explain about a single-transistor of dynamic memorycell.
[4+6+6]
6. (a) Explain about CD-ROM block format.
(b) What is WORM? Also explain its uses.
(c) Differentiate between disk layout using constant angular velocity and constant
linear velocity [5+5+6]
7. (a) Differentiate between micro programmed and hard wired control units with
merits and demerits of each.
(b) Discuss about the design considerations of micro instruction sequencing tech-
nique. [8+8]
8. (a) Give a summary of arithmetic and logical operations that are defined for the
vector architecture.
(b) What is cache coherence problem. Discuss about different cache coherance
approches. [8+8]

⋆⋆⋆⋆⋆

1 of 1
Code No: RR310201 Set No. 2
III B.Tech I Semester Supplimentary Examinations, February 2008
COMPUTER ORGANIZATION
( Common to Electrical & Electronic Engineering, Electronics &
Communication Engineering, Electronics & Instrumentation Engineering,
Electronics & Telematics and Instrumentation & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) What is instruction Cycle ?


(b) Elaborate the characteristics of a hypothetical machine
(c) What do you mean by hardwired program? [6+6+4]
2. (a) Explain about booth coding
(b) Find the booth coded numbers of the following binary numbers
i. 01101111101
ii. 000111110110 [8+8]
3. List branch oriented, load/store and floating point operation of power PC with
description [16]
4. (a) Explain the key design elements of typical a RISC system.
(b) Differentiate between RISC and non-RISC systems.
(c) What is semantic gap problem? [6+6+4]
5. A block-set-associative Cache consists of a total of 64 blocks divided into four-block
sets. The main memory contains 4096 blocks each consisting of 128 words
(a) How many bits are there in main memory address?
(b) How many bits are there in each of the TAG, SET, and WORD fields?
[6+10]
6. (a) Differentiate between magnetic-disk and CD-ROM systems.
(b) Magnetic disks are used as the secondary storage for program and data files
in a virtual memory system. Which disk parameter(s) should influence the
choice of page size? [8+8]
7. (a) Explain the principles and working of dot matrix printers.
(b) Differentiate between different types of printers. [8+8]
8. (a) Why special handling is required for branch instruction in a pipelined proces-
sor. Explain with examples.
(b) How would you determine the number of pipeline stages in a pipelined proces-
sor [10+6]

⋆⋆⋆⋆⋆

1 of 1
Code No: RR310201 Set No. 3
III B.Tech I Semester Supplimentary Examinations, February 2008
COMPUTER ORGANIZATION
( Common to Electrical & Electronic Engineering, Electronics &
Communication Engineering, Electronics & Instrumentation Engineering,
Electronics & Telematics and Instrumentation & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) Explain about IAS memory formats.


(b) List various registers in a computer along with their purpose [8+8]

2. (a) Explain how floating point division is done?


(b) Explain the addition of binary numbers in one’s complement notation.
[10+6]

3. Write programs to execute Y= (A-B) / (C+D*E) using one-address, two-address


and three-address instructions. [16]

4. (a) Differentiate between interrupts and exceptions.


(b) What do you mean by interrupt vector table?
(c) Write about Pentium exception and interrupt vector table. [5+5+6]

5. (a) Differentiate between unified versus split cache.


(b) Explain about MESI protocol
(c) List different Pentium Cache operating modes. [5+6+5]

6. Discuss the major functions and requirements for an I/O module. [16]

7. (a) Discuss about I/O channel architecture.


(b) Discuss about I/O addressing in 8086.
(c) Discuss the salient features of laser printer [6+6+4]

8. A pipelined processor has two branch delay slots. An optimizing complier can fill
one of these slots 85 percent of the time and can fil second slot only 20 percent
of the time. What is the percentage improvement in performance achieved by this
optimization? [16]

⋆⋆⋆⋆⋆

1 of 1
Code No: RR310201 Set No. 4
III B.Tech I Semester Supplimentary Examinations, February 2008
COMPUTER ORGANIZATION
( Common to Electrical & Electronic Engineering, Electronics &
Communication Engineering, Electronics & Instrumentation Engineering,
Electronics & Telematics and Instrumentation & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) How mandatory signal lines for PCI are functionally grouped
(b) Explain typical desktop system using PCI configuration. [8+8]

2. (a) Find the output of the following binary expressions using 2’s complement
representation.
i. 111.01 + 10.111
ii. 110.11 - 111.01
(b) Explain the steps involved in the subtraction of a number from a given number
using 1’s complement notation [10+6]

3. List branch oriented, load/store and floating point operation of power PC with
description [16]

4. (a) Give weighted relative dynamic frequency of HLL operations


(b) What do you mean by dynamic percentage of operands?
(c) Discuss about overlapping register windows [6+5+5]

5. (a) What are the memory management requirements.


(b) Elaborate on address translation in virtual memories [8+8]

6. (a) What is ‘data striping’ ?


(b) Discuss about the recent disk system developments.
(c) Explain the control command operations enabled by magnetic tape drive con-
troller. Also explain about cartridge tape system. [4+4+8]

7. (a) Explain the principles and working of dot matrix printers.


(b) Differentiate between different types of printers. [8+8]

8. (a) Elaborate on continuous field simulation problems.


(b) Discuss the organization of IBM 3090 with vector facility. [8+8]

⋆⋆⋆⋆⋆

1 of 1

You might also like