Professional Documents
Culture Documents
User's manual
Copyright
This documentation is copyrighted 1998 by Advantech Co., Ltd. All rights are reserved. Advantech Co., Ltd. reserves the right to make improvements in the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated or transmitted in any form or by any means without the prior written permission of Advantech Co., Ltd. Information provided in this manual is intended to be accurate and reliable. However, Advantech Co., Ltd. assumes no responsibility for its use, nor for any infringements of the rights of third parties which may result from its use.
Acknowledgments
Contents
Introduction ................................ 1 ................................ Features .................................1 ................................. Applications ................................ 2 ................................ .............................. Board Layout ............................... 2 Single-ended Connections .................... 3 .................... ..................... Differential Connections ...................... 4 CC Otu (hne 0 ....................5 J upt Canl ) .................... Calibration of the CJC Circuity ..............6 .............. chnical Diag m ........................8 Te hnical Diagra ......................... c
Introduction
The PCLD-8710 Screw-terminal Board provides convenient and reliable signal wiring for the PCI-1710 and PCI-1710HG, both of which have a 68-pin SCSI-II connector. This screw terminal board also includes cold junction sensing circuitry that allows direct measurement of thermocouples transducers. Together with software compensation and linearization, every thermocouple type can be accommodated. Due to its special PCB layout you can install passive components to construct your own signal-conditioning circuits. The user can easily construct a low-pass filter, attenuator or current shunt converter by adding resistors and capacitors on to the boards circuit pads.
Features
Low-cost screw-terminal board for the PCI-1710 and PCI1710HG with 68-pin SCSI-II connector. On-board CJC (Cold Junction Compensation) circuits for direct thermocouple measurement. Reserved space for signal-conditioning circuits such as lowpass filter, voltage attenuator and current shunt. Industrial-grade screw-clamp terminal blocks for heavy-duty and reliable connections. DIN-rail mounting case for easy mounting. Dimensions:169 mm (W) x 112mm (L) x 51mm (H) (6.7" x 4.4" x 2.0"))
Applications
Field wiring for the PCI-1710 and PCI-1710HG equipped with 68-pin SCSI-II connector.
Board Layout
CN1
PCLD-8710 WIRING TERMINAL BOARD REV.A1 01-1
CN3
CN2
CJC ADJUST
VR1
JP0 JP1
CN1: 68-pin SCSI-II connector for connection with the PCI-1710/ PCI-1710HG CN2: 20-pin connector for digital output CN3: 20-pin connector for digital input VR1: Variable resistor for CJC sensing transducer adjustment JP0, 1: Jumpers for CJC setting
DIG OUT
DIG IN
Single-ended Connections
RAn AIn RBn Cn AIGND where n = 0, 1, 2, ....., 15
Internal side
Field side
AIn
) a Straight-through connection (atr stig fcoy etn) RAn = 0 ( h r ) sot RBn = none Cn = none ) . H 3B o as itr b 16kz(d)lwps fle RAn = 10 k RBn = none Cn = 0.01gF f = 3dB
1 2kRAnCn
AIGND
Internal side
RAn
Field side
AIn Cn AIGND
Internal side
RAn
Field side
) inl d 4 ~ 20 mA to 1 ~ 5 VD C s g a converter: RAn = 0 ( h r ) sot RBn = 250 ( . % p r i i n 01 ecso rsso) eitr Cn = none
Internal side
Field side
Internal side
Field side
Differential
RAn
Connections
AIn
RDn
Internal side
Field side
) a Straight-through connection (atr stig: fcoy etn) RAn = 0 ( h r ) sot RAn+1 =0 ( h r ) sot RDn = none CDn = none ) . H 3B o as itr b 1 6k z( d )l wp s f l e RAn = 5 k RAn+1 =5k RDn = none CDn = 0.01gF f = 3dB
1 2k(RAn +RAn
+1 )
AIn
AIn+1
Internal side
Field side
CDn
Internal side
RAn
Field side
Internal side
Field side
AIn
) inl d 4 ~ 20 mA to 1 ~ 5 VD C s g a cnetr ovre: RAn = 0 ( h r ) sot RAn+1 =0 ( h r ) sot RDn = 250 (0.1% percision rsso) eitr CDn = none
4 PCLD-8710 User's Manual
Internal side
Field side
JP0 JP1
CJC
CJC
CJC disabled
JP0 JP1
AIn AIGND AIn +1
CJC
Note!:
Advantech provides the CJCCAL.EXE program, which allows the user to calibrate the PCLD-8710 easily.
JP0 JP1
Notice that the analog input channel AI0 of the PCI-1710/1710HG should also be set to single-ended mode.
. 2 Temperature measurement
Measure the temperature at the temperature sensor with the digital thermometer.
. 3 Calculations
Use the following formula to calculate the calibration voltage: Vt = 10 (mV/) x T () where Vt: the calibration voltage T : measured temperature in K, and x K = (x - 273.2) C, x0
For example, if the temperature is 25C (298K ), the calibration voltage would be 10mV x 298 = 2.98 V
. 4 Data acquisition
Use the CJCCAL.EXE program to read the voltage output of the PCLD-8710 to AI0 of the PCI-1710/1710HG.
. 5 Calibration
Adjust the voltage output from VR1of the PCLD-8710 until the voltage output reading corresponds to the environmental temperature. Refer to " Board Layout " on page 2.
Technical Diagram
Q2 V+ R V1 2 3 RJ 68 +12V
LM334Z
JP1 1
CD0
AIGND C1 AI1 2 AIGND C2 RB2 CD2 RB3 AIGND C3 70 C4 RB4 CD4 AI0 AI2 AI4 AI6 AI8 AI10 AI12 AI14 AIGND DA0_REF DA0_OUT AOGND DI0 DI2 DI4 DI6 DI8 DI10 DI12 DI14 DGND DO0 DO2 DO4 DO6 DO8 DO10 DO12 DO14 DGND CNT0_CLK CNT0_OUT CNT0_GATE +12V 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AI1 AI3 AI5 AI7 AI9 AI11 AI13 AI15 AIGND DA1_REF DA1_OUT AOGND DI1 DI3 DI5 DI7 DI9 DI11 DI13 DI15 DGND DO1 DO3 DO5 DO7 DO9 DO11 DO13 DO15 DGND PACER_OUT TRG_GATE EXT_TRG +5V RB12 CD12 RB13 AIGND C13 C14 69 RB14 CONNECTOR SCSI 68P_4 CD14 RB15 AIGND C15 AI15 AIGND DA1_REF DA0_REF AOGND AOGND DA1_OUT DA0_OUT AOGND AOGND RD14 RA15 AI13 AIGND AI14 RA14 RD12 RA13 C12 AI12 RA12 C11 AI11 AIGND RB11 AIGND C9 C10 RB10 CD10 RD10 RA11 AI9 AIGND AI10 RA10 RB8 RB9 CD8 RD8 RA9 C7 C8 AI7 AIGND AI8 RA8 C6 RB6 CD6 RB7 AIGND RD6 RA7 AI6 RA6 RB5 AIGND C5 AI5 AIGND RD4 RA5 AI3 AIGND AI4 RA4 RD2 RA3 AI2 RA2
AIGND
TB40