Professional Documents
Culture Documents
Michael Perrott August 12, 2008 Copyright 2008 by Michael H. Perrott All rights reserved
PC board trace
Zo
Reference Frequency
Frequency Synthesizer
Design Issues
- Tuning Range need to cover all frequency channels - Noise impacts receiver blocking and sensitivity performance - Power want low power dissipation - Isolation want to minimize noise pathways into VCO - Sensitivity to process/temp variations need to make it
manufacturable in high volume
2
M.H. Perrott
PC board trace
Data
Zo
Package Interface
In Amp
Clk
Data Out
Data In
Phase Detector
Clk Out
Design Issues
M.H. Perrott
Outline of Talk
Common oscillator implementations Barkhausens criterion of oscillation One-port view of resonance based oscillators
M.H. Perrott
-Ramp
Vin
Ring oscillator
Vout Vin
-1
LC Oscillator: low phase noise, large area Ring Oscillator: easy to integrate, higher phase noise
M.H. Perrott 5
Asin(wot) H(jwo) = 1
Asin(wot) y(t)
Gain is set to 1 by saturating characteristic of inverters Phase equals 360 degrees at frequency of oscillation
A T
- Assume N stages each with phase shift - Alternately, N stages with delay t
M.H. Perrott
We will focus on LC oscillators in this lecture Some useful info on CMOS ring oscillators
- Maneatis et. al., Precise Delay Generation Using Coupled Oscillators, JSSC, Dec 1993 (look at pp 127128 for delay cell description) Todd Weigandts PhD thesis http://kabuki.eecs.berkeley.edu/~weigandt/
M.H. Perrott
Vout
Vx
-1
-Gm
Z(jw)
Vout
- Assuming G
M.H. Perrott
Gm
Z(jw)
Vout
|Z(jw)|
M.H. Perrott
S-plane
Increasing GmRp
Open Loop Resonator Poles and Zero Locus of Closed Loop Pole Locations
Root locus plot allows us to view closed loop pole locations as a function of open loop poles/zero and open loop gain (GmRp)
m p
M.H. Perrott
S-plane
Open Loop Resonator Poles and Zero Locus of Closed Loop Pole Locations
M.H. Perrott
12
S-plane
GmRp > 1
Open Loop Resonator Poles and Zero Locus of Closed Loop Pole Locations
M.H. Perrott
13
S-plane
- Oscillation maintained
M.H. Perrott
14
Adjustment of Gm
Peak Detector
One thought is to detect oscillator amplitude, and then adjust Gm so that it equals a desired value
=1
Issues
M.H. Perrott
-Gm
-1
Vx
Ix
Z(jw)
Vout
|Vx(w)|
A wo GmA
W
0 |Ix(w)|
wo
2wo
3wo
- Harmonics created, but filtered out by resonator - Our interest is in the relationship between the input and
the fundamental of the output
M.H. Perrott
16
-Gm
-1
Vx
Ix
Z(jw)
Vout
|Vx(w)|
GmA A wo GmA
W
0 |Ix(w)|
A Gm
W
wo
2wo
3wo
GmRp=1 A
- Effective gain from input to fundamental of output drops - Amplitude feedback occurs! (G R = 1 in steady-state)
m p
M.H. Perrott
17
Vout
Resonator
Zres
Resonator
Vout
Rp
Cp
Lp
Convenient for intuitive analysis Here we seek to cancel out loss in tank with a negative resistance element
M.H. Perrott
Cs RsC
Ls Rp RsL Cp Lp
Rs
Cp
Lp
Rp
Note: resonance allows Zin to be purely real despite the presence of reactive elements
M.H. Perrott 20
Equate real and imaginary parts of the left and right expressions (so that Zin is the same for both)
M.H. Perrott
21
Rs
Zin
Cp
Rp
Equate real and imaginary parts of the left and right expressions (so that Zin is the same for both)
M.H. Perrott
22
Note at resonance:
M.H. Perrott
23
C1 Zin L C2 RL
To first order:
M.H. Perrott
24
RL1
L1
RL2
L2
L1 Vout
L2
RC2
- Advantages
Simple topology Differential implementation (good for feeding differential circuits) Good phase noise performance can be achieved
M.H. Perrott 25
RL2
L2
Rp1
Cp1
Vout
Lp1
Lp2
Cp2
Vout M2
Rp2
Vout C2
RC1 Ibias
M1 Vs
RC2
Ibias
Derive a parallel RLC network that includes the loss of the tank inductor and capacitor
M.H. Perrott
26
Lp1
Vout M2
Rp1
Cp1
Vout M1
Lp1
-1
Rp1
Cp1
Vout
Lp1 1 -Gm1
Ibias
- Leverages the fact that we can approximate V - Replace with negative resistor
as being incremental ground (this is not quite true, but close enough)
s
Recognize that we have a diode connected device with a negative transconductance value
Note: Gm is large signal transconductance value
M.H. Perrott 27
Lp1
Lp2
Cp2
Vout M2
Rp2
Rp1
Cp1
Vout
Lp1 1 -Gm1
A
Gm1 gm1 Gm1Rp1=1
Ibias
- Resulting R
Choose bias current (Ibias) for large swing (without going far into saturation)
- Well estimate swing as a function of I shortly Choose transistor size to achieve adequately large g - Usually twice as large as 1/R to guarantee startup
bias p1
m1
28
M.H. Perrott
Lp1
Lp2
Cp2
Vout M2
Rp2
I1(t)
Vs
I2(t)
Ibias
- Resulting R
Choose bias current (Ibias) for large swing (without going far into saturation)
- Well estimate swing as a function of I in next slide Choose transistor size to achieve adequately large g - Usually twice as large as 1/R to guarantee startup
bias p1
m1
29
M.H. Perrott
Ibias Ibias/2
T T
30
Variations on a Theme
Bottom-biased NMOS Top-biased NMOS Top-biased NMOS and PMOS
Ibias
L1 Vout C1 M1 Vs M2 L2 Vout C2 Vout C1 M1 M2 L1 L2 Vout C2 C1 Vout M1 M2
Ibias
M3 Ld Vout C2 M4
Ibias
Biasing can come from top or bottom Can use either NMOS, PMOS, or both for transconductor
achieve better phase noise at a given power dissipation See Hajimiri et. al, Design Issues in CMOS Differential LC Oscillators, JSSC, May 1999 and Feb, 2000 (pp 286-287)
M.H. Perrott
- Use of both NMOS and PMOS for coupled pair would appear to
31
Colpitts Oscillator
L Vout
Vbias
M1
C1 V1
Ibias
C2
Carryover from discrete designs in which single-ended approaches were preferred for simplicity
- Achieves negative resistance with only one transistor - Differential structure can also be implemented
Good phase noise can be achieved, but not apparent there is an advantage of this design over negative resistance design for CMOS applications
M.H. Perrott 32
RL
C1 Vout L C2 V1 RL Vout L
Vout
C1||C2
1 N2
RL
C 1C 2 C1||C2 = C1+C2
N=
C1 C1+C2
at
Rp
C1||C2
L
vout
Rp||
1/Gm N2
Vbias
M1 1/Gm
id1
C1
V1
M1 v1
C1||C2
1/Gm N2 -GmNvout
Ibias
C2 C1||C2 =
Rp||
1/Gm N2
-1/Gm N
C1||C2
L
vout
Req= Rp||
1/Gm N2
C1
V1 Gm1
-1/Gm N
Ibias
C2
gm1 NGm1Req=1 A
Design tank for high Q Choose bias current (Ibias) for large swing (without going far into saturation) Choose transformer ratio for best noise
|I1(f)| Ibias
average = Ibias
T T
1 T
1 W
Clapp Oscillator
L C3
Llarge
Vout
Vbias
M1 1/Gm
C1
V1
Ibias
C2
Same as Colpitts except that inductor portion of tank is isolated from the drain of the device
without exceeded the max allowable voltage at the drain Good for achieving lower phase noise
M.H. Perrott 37
Hartley Oscillator
C Vout Vbias
M1
L2 L1 V1 Cbig
Ibias
Same as Colpitts, but uses a tapped inductor rather than series capacitors to implement the transformer portion of the circuit
capacitors are easier to realize than inductors
M.H. Perrott
38
- Lateral caps have high Q (> 50) - Spiral inductors have moderate Q (5 to 10), but completely integrated and have tight tolerance (< 10%) - Bondwire inductors have high Q (> 40), but not as
integrated and have poor tolerance (> 20%)
Lateral Capacitor
A
A
Spiral Inductor
Bondwire Inductor
package die
A B
C1
B B
Lm
M.H. Perrott
39
- Leverages self and mutual inductance for resonance to achieve higher Q - See Straayer et. al., A low-noise transformer-based 1.7
GHz CMOS VCO, ISSCC 2002, pp 286-287
A B
Cpar1
k C D
L1
L2
Cpar2
M.H. Perrott
40
x y
Z(0/4)
z L 0
- Very high Q, and very accurate and stable resonant frequency Confined to low frequencies (< 200 MHz) Non-integrated Used to create low noise, accurate, reference oscillators
SAW devices
- High frequency, but poor accuracy (for resonant frequency) - Cantilever beams promise high Q, but non-tunable and havent made it to the GHz range, yet, for resonant frequency - FBAR Q > 1000, but non-tunable and poor accuracy - More on this topic in the last lecture this week
42
MEMS devices
M.H. Perrott
L2
Vbias
Cvar
M1
C1 V1
Ibias
Vcont
Ibias
Cvar
M.H. Perrott
43
VCO frequency versus Vcont Fvco Fout slope=Kv Vin Vbias Vcont
fo
Ibias
Model VCO in a small signal manner by looking at deviations in frequency about the bias point
output frequency
M.H. Perrott
- Note that K
T=1/Fvco L1 Vout Cvar Vcont Vin Vbias
M.H. Perrott
is in units of Hz/V
L2 Vout M2 Vs Cvar
M1
vin
2Kv s
out
Ibias
46
- Variable capacitor formed by depletion capacitance - Capacitance drops as roughly the square root of the
bias voltage
Advantage can be fully integrated in CMOS Disadvantages low Q (often < 20), and low tuning range ( 20%)
V+ V+ VP+ N+ N- n-well P- substrate
Cvar
V-
Depletion Region
V+-V-
M.H. Perrott
47
- Abrupt shift in capacitance as inversion channel forms - Note that large signal is applied to varactor transition
Cvar
Cdep VT V+-V-
M.H. Perrott
48
Cvar
C W/L LSB
2C 2W/L
4C W/L 4W/L
MSB
Vcontrol
Overall Capacitance
000 001 010 011 Coarse 100 Control 101 110 111
Coarse Control
Fine Control
High Q metal caps are switched in to provide coarse tuning Low Q MOS varactor used to obtain fine tuning See Hegazi et. al., A Filtering Technique to Lower LC Oscillator Phase Noise, JSSC, Dec 2001, pp 1921-1930
M.H. Perrott 49
Vbias
Cvar
M1
C1 V1
Ibias
Vcont
Ibias
Cvar
- Voltage across varactor will vary, thereby causing a shift in its capacitance - Voltage across transistor drain junctions will vary,
thereby causing a shift in its depletion capacitance
This problem is addressed by building a supply regulator specifically for the VCO
M.H. Perrott 50
Injection Locking
Vnoise Vin
VCO
Vout
|Vnoise(w)|
W
|Vout(w)|
W
wo w
wo -w w |Vout(w)|
Noise close in frequency to VCO resonant frequency can cause VCO frequency to shift when its amplitude becomes high enough
|Vnoise(w)|
W
wo w |Vnoise(w)|
wo -w w |Vout(w)|
wo w |Vnoise(w)|
wo -w w |Vout(w)|
wo w
wo -w w
M.H. Perrott
51
LNA
RF in
Mixer
wint wo LO frequency
LO signal Vin
Follow VCO with a buffer stage with high reverse isolation to alleviate this problem
M.H. Perrott
52
Summary
Several concepts are useful for understanding LC oscillators
- Increased range achieved by using switched capacitor - Supply pulling, injection locking, coupling
M.H. Perrott
53
PC board trace
Zo
Reference Frequency
Frequency Synthesizer
Phase Noise f
fo
- Receiver lower sensitivity, poorer blocking performance - Transmitter increased spectral emissions (output spectrum
must meet a mask requirement)
55
PC board trace
Data
Zo
Package Interface
In Amp
Clk
Data Out
Data In
Phase Detector
Clk Out
Jitter
- Receiver increases bit error rate (BER) - Transmitter increases jitter on data stream (transmitter
must have jitter below a specified level)
56
Outline of Talk
System level view of VCO and PLL noise Linearized model of VCO noise
M.H. Perrott
57
t
Frequency-domain view Sout(f) PLL dynamics set VCO carrier frequency (assume noiseless for now) vc(t) Extrinsic noise vn(t) vin(t) Intrinsic noise out(t) Phase Noise
fo
- Noise from other circuits (including PLL) - Noise due to the VCO circuitry
58
fo
2cos(2fot+out(t)) out(t)
M.H. Perrott
59
M.H. Perrott
60
Calculate autocorrelation
M.H. Perrott
61
Ssin(f) 1 f
Sout(f)
-fo
fo
*
Sout(f) 1 dBc/Hz Sout(f) f fo
-fo
M.H. Perrott
62
Definition of L(f)
- Valid when
M.H. Perrott
out(t)
Single-Sided Version
Sout(f) 1 dBc/Hz fo Sout(f) f
Ssin(f) 1 f
Sout(f)
-fo
fo
*
Sout(f) 1 dBc fo
1 dspur 2 2 fspur f
-fspur
fspur
1 dspur 2 2 fspur f
-fo
M.H. Perrott
fspur
65
Definition of dBc
M.H. Perrott
66
Vout
Resonator
Zres
Resonator
inRn
Vout
Rp inRp
Cp
Lp
We want to determine how these noise sources influence the phase noise of the oscillator
M.H. Perrott 67
inRn
Vout
Rp inRp
Cp
Lp
inRn
Vout
Rp inRp
Cp
Lp
Ztank
Ideal Tank
inRn
inRp
Vout
Cp
Lp
M.H. Perrott
68
=0
negligible
M.H. Perrott
69
M.H. Perrott
70
inRn
inRp
Vout
Cp
Lp
Assume noise from active negative resistance element and tank are uncorrelated
inRn
inRp
Vout
Cp
Lp
F(f)
F(f) is defined as
M.H. Perrott
72
Fill in Expressions
Noise Due to Active Negative Resistance Noise from Tank Ztank Ideal Tank
inRn
inRp
Vout
Cp
Lp
M.H. Perrott
73
inRn
inRp
Vout
Cp
Lp
Amplitude Noise
Vsig
A
t
vout t
Vout
A
Phase Noise
Equipartition theorem states that noise impact splits evenly between amplitude and phase for Vsig being a sine wave
M.H. Perrott
SVsig(f)
inRn
inRp
Vout
Cp
Lp
L(f) fo f f
M.H. Perrott
75
inRn
Rp inRp
Cp
Lp
-20 dB/decade
log(f)
M.H. Perrott
76
Lp1
Lp2
Cp2
Vout
Rp2
M1 Vs
M2
Ibias Vbias
M3
inM3
Impact of tank generated noise easy to assess Impact of transistor generated noise is complicated
- Noise from M and M is modulated on and off - Noise from M is modulated before influencing V - Transistors have 1/f noise
1 3 2
out
(
log(f)
Phase noise drops at -20 dB/decade over a wide frequency range, but deviates from this at:
- Low frequencies slope increases (often -30 dB/decade) - High frequencies slope flattens out (oscillator tank does
not filter all noise sources)
78
Frequency breakpoints and magnitude scaling are not readily predicted by the analysis approach taken so far
M.H. Perrott
(
log(f)
Leeson proposed an ad hoc modification of the phase noise expression to capture the above noise profile
Our concern is what happens when noise current produces a voltage across the tank
- Such voltage deviations give rise to both amplitude and phase noise - Amplitude noise is suppressed through feedback (or by
amplitude limiting in following buffer stages) Our main concern is phase noise
We argued that impact of noise divides equally between amplitude and phase for sine wave outputs
M.H. Perrott
out(t) o A(t) o t t
iin(t)
Characterize impact of current noise on amplitude and phase through their associated impulse responses
M.H. Perrott
81
out(t) o 1 A(t) t
iin(t)
o 1
If we vary the time at which the current impulse is injected, its impact on phase and amplitude changes
M.H. Perrott
82
t
Vout(t)
t
Vout(t) =0
t
Vout(t)
t
Vout(t)
High impact on phase when impulse occurs close to the zero crossing of the VCO output Low impact on phase when impulse occurs at peak of output
M.H. Perrott 83
t
Vout(t)
t
Vout(t) =0
t
(2fot)
t
Vout(t)
t
Vout(t)
t
Vout(t)
t
Vout(t) =0
t
(2fot)
t
Vout(t)
t
Vout(t)
iin(t) o
M.H. Perrott
h(t,)
out(t) o t
85
Example 2 t t
(2fot)
(2fot)
Analysis simplified if we describe ISF in terms of its Fourier series (note: co here is different than book)
M.H. Perrott
87
2cos(2fot + 1) c1 2 2cos(2(2fo)t + 2) c2 2
2cos(n2fot + n) cn 2
Noise from current source is mixed down from different frequency bands and scaled according to ISF coefficients
M.H. Perrott 88
(q ( 2f
n
2 i2
max
2fo SA(f)
3fo
in(t)
1 qmax
X
2
1 f
0
n 2 q max 2f
(1(
1
-fo
n 2 q max 2f
2cos(2fot + 1)
B
2cos(2(2fo)t + 2)
1
-fo
1 f
fo
( (
1
2 i2
0 SB(f)
fo
-fo
n 2 q max 2f
C
2cos(3(2)fot + n)
1
-2fo
1 f
2fo
( (
1
2 i2
0 SC(f)
fo
-fo
n 2 q max 2f
D
M.H. Perrott
1
-3fo
1 f
3fo
( (
2 i2
0 SD(f)
fo
-fo
fo
f
89
n 2 q max 2f
(1(
1
SA(f) f
A 0 SB(f) fo
co 2
-fo
n 2 q max 2f
( (
1
2 i2
B 0 SC(f) fo f
c1 2
-fo
n 2 q max 2f
( (
1
2 i2
C 0 SD(f) fo f
c2 2
-fo
n 2 q max 2f
( (
2 i2
D 0 fo f
-fo
c3 2
M.H. Perrott
90
Resulting expression
M.H. Perrott
91
We now know
M.H. Perrott
92
(q ( 2f
n
2 i2
max
2fo SA(f)
3fo
in(t)
1 qmax
X
2
1 f
0
n 2 q max 2f
(1(
1
-fo
n 2 q max 2f
2cos(2fot + 1)
B
2cos(2(2fo)t + 2)
1
-fo
1 f
fo
( (
1
2 i2
0 SB(f)
fo
-fo
n 2 q max 2f
C
2cos(3(2)fot + n)
1
-2fo
1 f
2fo
( (
1
2 i2
0 SC(f)
fo
-fo
n 2 q max 2f
1
-3fo
1 f
3fo
( (
2 i2
0 SD(f)
fo
-fo
fo
f
93
M.H. Perrott
n 2 q max 2f
(1(
1
2 i2
A fo f B fo f C
co 2
-fo
n 2 q max 2f
( (
1
2 i2
0 SB(f)
c1 2
-fo
n 2 q max 2f
( (
1
2 i2
0 SC(f)
-fo
n 2 q max 2f
( (
2 i2
0 SD(f)
fo
f D
c2 2
-fo
fo
c3 2
M.H. Perrott
94
Assume that input current has 1/f noise with corner frequency f1/f
M.H. Perrott
95
(A)
-20 dB/decade
(B)
f1/f
3
10log ( fo 2Q
2FkT Psig
(
log(f)
(A) (B)
t
(2fot) (2fot)
is also zero
Lp1
Lp2
Cp2
Vout
Rp2
M1 Vs
M2
Ibias Vbias
M3
inM3
In practice, transistor generated noise is modulated by the varying bias conditions of its associated transistor
out(t)
(2fot) (2fot)
Recall
By inspection of figure
M.H. Perrott
99
0 (2fot)
Minimum phase noise achieved by minimizing sum of square of Fourier series coefficients (i.e. rms value of eff)
M.H. Perrott 100
L I1(t) Vbias
M1 Vout(t) (2fot)
t I1(t)
0 (2fot)
C1
Ibias
C2
M.H. Perrott
101
Lp1
Lp2
Cp2
Vout M2
Rp2
Ibias Vbias
M3
Lp1
Lp2
Cp2
Vout M2
Rp2
Ibias Vbias
M3
Rael et. al. have come up with a closed form expression for F(f) for the above topology In the region where phase noise falls at -20 dB/dec:
M.H. Perrott
104
Implementation
M.H. Perrott
105
Lp1
Vout M2
(A)
(B)
(C)
Ibias Vbias
M3
To achieve minimum phase noise, wed like to minimize F(f) The above formulation provides insight of how to do this
M.H. Perrott
106
Rp1
Cp1
Vout M1
Lp1
- Component (C) is
eliminated!
- Causes M
Ibias Vbias
M3
inM3
Cf
and M2 to present a low impedance to tank during portions of the VCO cycle Q of tank is degraded
1
M.H. Perrott
107
Rp1
Cp1
Vout M1
Lp1
- Fundamental component
is at twice the oscillation frequency
T = 1/fo
Lf Ibias
Vbias
M3
inM3
Cf
- Q preserved!
M.H. Perrott
108
Rp1
Cp1
Vout M1
Lp1
Vout M2 Vs
(A)
(B)
(C)
T = 1/fo
Lf Ibias
Vbias
M3
inM3
Cf
Rp1
Cp1
Vout M1
Lp1
Vout M2 Vs
Ibias
sig)
M.H. Perrott
110
Rp1
Cp1
Vout M1
Lp1
Vout M2 Vs
(B) Oscillation amplitude, A, cannot be increased above supply imposed limits If Ibias is increased above the point that A saturates, then (B) increases
Ibias
Summary
Leesons model is outcome of linearized VCO noise analysis Hajimiri method provides insights into cyclostationary behavior, 1/f noise upconversion and impact of noise current modulation Rael method useful for CMOS negative-resistance topology
- Closed form solution of phase noise! - Provides a great deal of design insight
Practical VCO phase noise analysis is done through simulation these days
Design Automation is often utilized to estimate phase noise for integrated oscillators
M.H. Perrott 112